Lyapunov-Based High Performance Controller for Modular Resonant DC/DC Converters for Medium Voltage DC Grids

A.A. Aboushady 1,*, K.H. Ahmed 2, S.J. Finney 3, B.W. Williams 2

1 School of Engineering and Built Environment, Glasgow Caledonian University, 70 Cowcaddens Road, Glasgow, UK
2 Department of Electronics and Electrical Engineering, Faculty of Engineering, University of Strathclyde, 204 George Street, Glasgow, UK
3 School of Engineering, University of Edinburgh, Robert Stevenson Road, The King’s Buildings, Edinburgh, UK

*corresponding author: ahmed.aboushady@ieee.org

Abstract: This paper presents a high performance controller based on Lyapunov stability criterion that enhances dynamic performance and disturbance rejection capability of resonant DC/DC converters when compared with classical PI control. The series-parallel resonant converter (SPRC) is used as the candidate converter to which this controller design is applied but the design can be generalized to other types of resonant DC/DC converters. By using a multiple module approach, low power modules of this resonant converter are stacked to enable operation at medium voltage DC. The proposed controller design is applied to modular structure of the SPRC to verify its high performance output in conjunction with active sharing control loops that ensure uniform current/voltage distribution across the multiple interconnected modules. Detailed controller design, closed loop stability criteria, robustness and parameter sensitivity are investigated and controller performance is compared and verified against classical PI control in simulation and low-scaled experimental prototype. Operations in single-module and two-module input-series output-parallel modes are both studied. The paper affirms the selection of the modular DC/DC converter architecture and its associated proposed controls for high performance medium voltage DC applications.

1. Introduction

Demand for medium voltage DC (MVDC) transmission is becoming higher due to emergence of microgrids and integration requirements of renewable energy sources, medium voltage drives and new transportation systems in smart cities. Offshore wind farms and photovoltaic parks utilize MVDC in collection grids as an intermediate stage to HVDC transmission [1,2]. Where transmitted power is not significantly high, medium voltage becomes an economical solution for transmission to shore [3]. More recently, electrification of offshore oil and gas platforms is also dictating the use of MVDC for subsea power distribution networks and to power subsea nodes from shore [4,5]. MVDC is yet acting as a cornerstone for emerging smart transportation systems including electric vehicles, all-electric trains, ships and planes [6-9]. Industrially, initial designs for the UK’s first MVDC link in North Wales have been recently revealed [10]. The ANGLE DC project will connect the island of Anglesey at the Llanfair PG sub-station to the North Wales mainland at Bangor operating at ±27 kV DC with 30.5 MW rating.

A key element in MVDC systems is the DC/DC converter which acts as a transformer in AC systems [11-13]. Two-stage DC/DC converters are commonly applicable in medium and high voltage applications due to the favourable characteristics they offer such as galvanic isolation, better switch utilization and high
conversion efficiency [14,15]. This paper focuses on one of the popular topologies of two-stage DC/DC resonant converters; viz the series-parallel resonant converter (SPRC) [16]. The converter allows soft switching and offers high efficiency for a wide load range. It is seen as a promising technology in medium voltage applications if appropriately scaled up by stacking multiple low-power low-voltage modules. In addition to higher overall power and voltage operation, the modular approach allows for redundancy implementation hence improved fault tolerance, expandability and ease of maintenance [17]. Also, since individual converter modules handle lower power, component stresses are reduced and thermal design is easier [18]. In this paper, the input-series output-parallel (ISOP) connection [19-21] of SPRC will be considered for its potential use in step down DC/DC conversion with high input-voltage high output-current characteristics.

A high performance controller based on Lyapunov stability criterion is proposed for SPRC to enhance its dynamic performance and disturbance rejection capability compared to PI control. Controller design is model based and is, therefore, generically applicable to other types of resonant converters which can be derived from the general SPRC version of resonant converters. This proposed Lyapunov-based controller is then applied in the modular ISOP connected converter for output voltage regulation. Additional controls to ensure uniform sharing of voltages and currents among the interconnected modules are also applied. This proposed Lyapunov-based controller design with its associated active sharing loops provides a promising modular DC/DC converter architecture for MVDC grids.

The remaining sections of the paper will be organized as follows. Sections two to six will detail the SPRC converter modelling and proposed Lyapunov controller design, stability, robustness and parameter sensitivity issues for a single-module SPRC converter. These will include simulation and low-scaled experimental prototype results comparing proposed controller performance against PI control. Section seven will detail the modular ISOP connected operation of SPRC with the proposed controller and active sharing loops. Simulation and experimental results are also provided for a two-module system operation.

2. SPRC modelling

Fig. 1 shows the circuit diagram for a typical SPRC. It consists of a tank of passive elements; namely an inductor ($L_p$) and two capacitors one in series ($C_s$) and one in parallel ($C_p$). The tank is fed by a voltage source inverter which could be half-bridge or full-bridge and controlled using the inverter’s frequency, duty ratio or both to achieve voltage control across the parallel capacitor $C_p$. To achieve DC output, the voltage across the capacitor is rectified and the higher harmonic AC components are filtered out using an LC filter. Power is transferred to load through fundamental AC frequency and according to the relation of
this fundamental frequency to tank resonance frequency- at different load (quality) factors- the converter can achieve different voltage gains.

A unified model merging the AC and DC state variables of the resonant tank and the output filter respectively, into one large signal model has been detailed by the authors in [22]. In this model, the AC link state variables were transformed to equivalent DC quantities using the fundamental frequency approximation of the harmonic balance theory [23] which converts the AC state variables to d-q quantities. The resulting DC state variables from the resonant tank are combined with the natural DC state variables of the output filter side (with average state-space modelling) using a linearization scheme to overcome the diode rectifier non-linearity. The result is an aggregate large signal linear model for the SPRC,

\[
\begin{align*}
\ddot{\mathbf{x}}(t) &= \mathbf{A}\dot{\mathbf{x}}(t) + \mathbf{B}\mathbf{u}(t) \\
y(t) &= \mathbf{C}\mathbf{x}(t)
\end{align*}
\]

\[
\dot{\mathbf{x}}(t) = \begin{bmatrix} \dot{i}_{Ld} & \dot{i}_{Lq} & v_{Cd} & v_{Cq} & v_{Cpd} & v_{Cpq} & \dot{v}_{Lr} & \dot{v}_{o} \end{bmatrix}^T \\
\mathbf{u}(t) = \begin{bmatrix} v_c & i_o \end{bmatrix}^T \\
y(t) = v_o
\]

\[
\mathbf{A} = \begin{bmatrix}
\begin{array}{cccccc}
\frac{-\omega_c}{L_r} & \frac{1}{L_r} & 0 & \frac{1}{L_r} & 0 & 0 \\
\frac{-\omega_c}{L_r} & \frac{1}{L_r} & 0 & \frac{1}{L_r} & 0 & 0 \\
0 & \frac{1}{C_r} & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & -\omega_c & 0 \\
0 & \frac{1}{C_p} & 0 & 0 & 0 & \frac{\omega_c}{\pi C_p} \\
0 & 0 & 0 & 0 & 0 & \frac{2\omega_c}{\pi L_o} \\
0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & \frac{1}{C_o} & 0
\end{array}
\end{bmatrix}
\]

\[
\mathbf{B} = \begin{bmatrix}
\frac{4k_r}{\pi L_r} & 0 \\
k_c & 0 \\
0 & k_r \\
0 & 0 \\
0 & 0 \\
0 & 0 \\
0 & 0 \\
0 & \frac{1}{C_o}
\end{bmatrix}
\]

\[
\mathbf{C} = [0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1]
\]
where the parameters used in the model are circuit parameters in Fig. 1 in addition to other derived parameters defined in [22]. The control \( v_c \) is used to regulate converter output voltage.

Using the derived model, control-to-output voltage transfer function can be approximated by the second order output filter dynamics thanks to its slower dynamics (compared to the resonant tank) which therefore dominates converter output voltage response.

\[
\frac{v_o(s)}{v_c(s)} \approx \frac{2}{\pi} \frac{v_o(s)}{\overline{v}_{ib}(s)} \approx \frac{2}{\pi L_o C_o s^2 + r_{Lo} C_o s + 1}
\]  

(2)

Since the main objective of the SPRC is output voltage control; therefore, the control-to-output voltage transfer function (2) is necessary and appropriate for control design. Fig. 2(a) shows the full structure of the closed loop output voltage control [22]. The control is implemented in such a way to enable peak resonant tank capacitor voltage \( v_{Cp(p(k))} \) to track and follow control \( v_c \). This facilitates approximation of the control diagram to the simplified version in Fig. 2(b) as the diode rectifier output average voltage \( \overline{v}_{ib} \) is directly achieved from peak resonant tank capacitor voltage by the \( (2/\pi) \) averaging factor. The controller derived in [22] for the output voltage control of SPRC was simple PI control. However, the objective of this paper is to design a more robust Lyapunov-based controller with the view of enhancing closed loop stability and dynamic performance.

---

**Fig.2: Closed loop output voltage control of SPRC**

(a) Full structure

(b) Reduced equivalent model.
From Fig. 2(b) the output filter equations can be written as

\[ \frac{dl_o}{dt} = \frac{1}{L_o} \left( -R_l i_L o - v_o + \frac{2}{\pi} v_c \right) \]

\[ \frac{dv_o}{dt} = \frac{1}{C_o} (i_L - i_o) = \frac{1}{C_o} \left( i_L - \frac{1}{R_L} v_o \right) \]  

(3)

3. Construction of proposed Lyapunov control law

Lyapunov controller uses Lyapunov’s stability theory to find if there exists a control \( u(x,t) \) such that the system can be made asymptotically stable, that is, a system starting in a state \( x \neq 0 \) in some domain \( D \) will eventually return to \( x = 0 \). A control Lyapunov function \( V(x,u) \) is a function that [24]

- is positive definite, i.e. \( V(x,u) > 0 \quad \forall x \neq 0 \)
- its derivative is negative definite, i.e. \( \dot{V}(x,u) < 0 \quad \forall x \neq 0 \)
- is proper, i.e. \( V(x) \to \infty \quad |x| \to \infty \)

The second condition is the key condition; which if satisfied means that for each state \( x \), a control input \( u \) exists that will reduce \( V \). For the SPRC described by (3), define an error signal \( e \) for output voltage control such that

\[ e = v_o^* - v_o \]  

(4)

where \( v_o^* \) is the reference output voltage. A positive definite first order control Lyapunov function \( V(x) \) is defined as

\[ V = \frac{1}{2} (\dot{e} + \alpha e)^2 \]  

(5)

where \( \alpha \) is a proportionality constant. According to Lyapunov’s second condition, the derivative of \( V \) has to be negative definite to enable stable operation

\[ \dot{V} = (\dot{e} + \alpha e)(\ddot{e} + \alpha \dot{e}) < 0 \]  

(6)

Since \( V \) is positive definite, to achieve the second condition (6), the required negative derivative of \( V \) is assumed such that

\[ \dot{V} = -\beta V \]  

(7)

where \( \beta \) is strictly a positive proportionality constant. Substituting (5) and (7) into (6) yields
\[
(\ddot{e} + \alpha \dot{e}) = -\frac{\beta}{2} (\dot{e} + \alpha e)
\]

Assuming \(v_o^*\) to be constant, then
\[
\dot{e} = -\dot{v}_o
\]
\[
\ddot{e} = -\ddot{v}_o
\]

Substituting (9) into (8) yields
\[
\ddot{v}_o + \alpha \dot{v}_o = \frac{\beta}{2} \left( \alpha v_o^* - \alpha v_o - \dot{v}_o \right)
\]

Substituting the converter dynamic equations (3) into (10) yields
\[
v_c = \frac{\pi \alpha \beta L_o C_o}{4} (v_o^* - v_o) - \frac{\pi L_o C_o}{2} \left( \alpha + \frac{\beta}{2} \frac{1}{R_L C_o} \right) \dot{v}_o + \frac{\pi}{2} (r_L v_o + r_L L_o)
\]

The control law (11) can be re-written as
\[
v_c = \left( \frac{\pi \alpha \beta L_o C_o}{4} \right) e + \left( \frac{\pi L_o C_o}{2} \left( \alpha + \frac{\beta}{2} \frac{1}{R_L C_o} \right) \right) \dot{e} + \frac{\pi}{2} (r_L v_o + r_L L_o)
\]

where \(\alpha\) and \(\beta\) are tuneable parameters. From (12), the first and second terms of the controller represent a proportional-derivative (PD) controller. These terms eventually decay with the control action to zero as the system converges to the steady-state reference value. The third term of the controller represents the steady-state value of \(v_c\) which can be confirmed from equating the system derivatives in (3) to zero. Hence, this term can be considered as a 'feedforward' term to stabilize controller action and speed transient response.

4. Closed loop stability and design

The control law (12) can be written in the form of a PD controller with feedforward
\[
v_c = k_p e + k_d \dot{e} + \frac{\pi}{2} (r_L v_o + r_L L_o)
\]

where \(k_p\) is the proportional gain and \(k_d\) is the derivative gain. The closed loop structure is illustrated in Fig.3.
Fig. 3: Closed loop output voltage control using the proposed Lyapunov controller (reduced SPRC equivalent model).

The open-loop transfer functions for the output filter described by (3) can be expressed as

\[ V_o(s) = \frac{2}{\pi} \frac{V_c(s)}{L_oC_o s^2 + r_{Lo} C_o s + 1} - \frac{L_o s + r_{Lo}}{L_oC_o s^2 + r_{Lo} C_o s + 1} I_o(s) \]  (14)

Considering the control-to-output voltage transfer function only ($I_o=0$), the proposed Lyapunov controller can be represented as shown in Fig. 4.

Fig. 4: Closed loop system with Lyapunov controller
(a) Full structure
(b) Reduced equivalent structure due to feedforward scheme.

The stability criteria can be obtained using the traditional Routh-Hurwitz criterion or in terms of the original Lyapunov controller parameters $\alpha$ and $\beta$ defined in (12). Comparing (12) and (13):

\[ k_p = \frac{\pi \alpha \beta L_o C_o}{4} \]

\[ k_d = \frac{\pi L_o C_o}{2} \left( \alpha + \frac{\beta}{2} - \frac{1}{R_P C_o} \right) \]  (15)
Solving (15) simultaneously for $\beta$ yields

$$\beta^2 - \left(\frac{4k_d}{\pi L_o C_o} + \frac{2}{R_L C_o}\right)\beta + \frac{8k_p}{\pi L_o C_o} = 0$$

(16)

The Lyapunov stability is strictly attainable only if $\beta$ is positive as outlined by (7). According to (16), this is true if

$$\left(\frac{4k_d}{\pi L_o C_o} + \frac{2}{R_L C_o}\right) > 0$$

$$\frac{8k_p}{\pi L_o C_o} > 0$$

(17)

which reduces to

$$k_p > 0$$

$$k_d > \frac{\pi L_o}{2R_L}$$

(18)

This shows that the system is infinitely stable for all values of $k_p$ and $k_d$. Since digital control is used, therefore discretizing the characteristic equation (derived from Fig. 4(b)) becomes crucial. Applying Euler's forward method yields

$$\left(\frac{1}{T_s^2}\right)z^2 + \left(\frac{2}{\pi L_o C_o T_s}k_d - \frac{2}{T_s^2}\right)z + \left(\frac{2}{\pi L_o C_o}k_p - \frac{2}{\pi L_o C_o T_s}k_d + \frac{1}{T_s^2}\right) = 0$$

(19)

where $T_s$ is the sampling period. According to Jury's stability criterion for discrete systems, conditions for closed loop stability can be expressed as

$$k_p < \frac{k_d}{T_s}$$

$$k_p > \frac{2k_d}{T_s} - \frac{2\pi L_o C_o}{T_s^2}$$

(20)

Solving (20) simultaneously yields

$$k_p^* = \frac{2\pi L_o C_o}{T_s^2}$$

$$k_d^* = \frac{2\pi L_o C_o}{T_s}$$

(21)
where $k_p^*$ and $k_d^*$ are the points of equality. Fig. 5 illustrates a map of possible operating values for $k_p$ and $k_d$ to satisfy discrete closed loop system stability. Fig. 5(a) shows the $k_p$-$k_d$ map with the closed loop output voltage transfer function solely, while the effect of the load is included in Fig. 5(b).

![Diagram](image)

**Fig. 5: $k_p$-$k_d$ map for closed-loop output voltage control stability margins**

(a) At no load

(b) With load

5. **Performance comparison with PI control**

Fig. 6 shows the proposed Lyapunov control algorithm implementation both experimentally and in Matlab simulation. Table 1 summarizes the circuit and control parameters used. All inverter switches are switched with a fixed 50% duty cycle; the only control variable being the phase shift angle $\delta$ between $S_1$ and $S_3$ as shown in Fig. 2(a). This controls the effective inverter output voltage duty cycle. The phase shift angle is updated every switching cycle (25\,\mu s) by the output control $v_c$ from the Lyapunov controller.
Fig. 6: Closed loop structure for phase-controlled SPRC using proposed Lyapunov controller

**Table 1** Circuit and controller parameters used in simulation and experiment

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parasitic resistance of resonant tank inductor ( r_{Ls} )</td>
<td>0.1916 ( \Omega )</td>
</tr>
<tr>
<td>Resonant tank inductance ( L_1 )</td>
<td>100.13 ( \mu )H</td>
</tr>
<tr>
<td>Parasitic transformer resistance referred to secondary ( r_t )</td>
<td>0.6 ( \Omega )</td>
</tr>
<tr>
<td>Transformer Leakage inductance referred to secondary ( L_l )</td>
<td>9.12 ( \mu )H</td>
</tr>
<tr>
<td>Resonant tank series capacitance ( C_s )</td>
<td>0.255 ( \mu )F</td>
</tr>
<tr>
<td>Resonant tank parallel capacitance ( C_p )</td>
<td>0.255 ( \mu )F</td>
</tr>
<tr>
<td>Parasitic resistance of output filter inductor ( r_{L_o} )</td>
<td>0.5 ( \Omega )</td>
</tr>
<tr>
<td>Output filter inductance ( L_o )</td>
<td>12.5 ( m )H</td>
</tr>
<tr>
<td>Output filter capacitance ( C_o )</td>
<td>120 ( \mu )F</td>
</tr>
<tr>
<td>Resonant tank fundamental frequency ( f_s )</td>
<td>40 kHz</td>
</tr>
<tr>
<td>Supply voltage ( V_s )</td>
<td>60V</td>
</tr>
<tr>
<td>Transformer turns ratio ( n )</td>
<td>0.5</td>
</tr>
<tr>
<td>Full-load power rating of experimental test rig</td>
<td>40W</td>
</tr>
<tr>
<td>Minimum load ( R_{L_{\text{min}}} )</td>
<td>40.5 ( \Omega )</td>
</tr>
<tr>
<td>Maximum load ( R_{L_{\text{max}}} )</td>
<td>14.4 ( \Omega )</td>
</tr>
<tr>
<td>Reference output voltage ( V_o^* )</td>
<td>24V</td>
</tr>
<tr>
<td>Lyapunov controller proportional gain ( k_p )</td>
<td>11.3313</td>
</tr>
<tr>
<td>Lyapunov controller derivative gain ( k_d )</td>
<td>0.0047</td>
</tr>
</tbody>
</table>

Fig. 7 shows output voltage results for classical PI control and proposed Lyapunov controller comparing responses under step reference voltage \((t=0)\) and step load disturbance from minimum load
\( R_{\text{min}} = 40.5 \Omega \) to maximum load \( R_{\text{max}} = 14.4 \Omega \) at \( t = 0.5 \) s. Fig. 8 shows the Lyapunov controller response to a step input voltage disturbance from full supply voltage \( (V_s = 60 \text{V}) \) to half supply voltage \( (V_s = 30 \text{V}) \) at \( t = 0.5 \) s, at fixed minimum load.

![Graphs showing controller response](image)

**Fig. 7: Results with step voltage reference and step load disturbance**

(a) Classical PI controller (simulation)

(b) Proposed Lyapunov controller (simulation)

(c) Proposed Lyapunov controller (experiment)

![Graphs showing controller response](image)

**Fig. 8: Results with step input voltage disturbance using the proposed Lyapunov controller**

(a) Simulation

(b) Experiment

Compared to PI control, the Lyapunov controller offers superior closed loop performance with a faster and more robust response to the applied disturbances. At startup, output voltage reaches desired reference value \( (V_o^* = 24 \text{V}) \) in 4ms compared to 100ms using PI control. This is due to the inherent feed forward mechanism that the Lyapunov controller implements. Existence of feed forward leads to stabilization of
controller response enabling the use of high loop gains to speed up response and increase disturbance rejection capability. Improved robustness and disturbance rejection are apparent from Fig. 7(b) and Fig. 8(a). It takes the Lyapunov controller 1ms to restore output voltage to reference value after application of both step load and step input voltage disturbances compared to 100ms for the PI control. Voltage dip is higher with PI control.

Table 2 summarizes the standard step response parameters, obtained in simulation, for the open loop converter compared to the closed loop performance with both the classical PI and the proposed Lyapunov-based controllers. Circuit and controller parameters used are highlighted in Table 1, and for the PI controller the proportional and integral gains are designed to achieve the fastest stable possible response as means of comparing best performance of PI with the proposed controller.

<table>
<thead>
<tr>
<th></th>
<th>Open loop system</th>
<th>Lyapunov-based controller</th>
<th>PI controller</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rise time (5% to 95%) [ms]</td>
<td>2.0</td>
<td>0.588</td>
<td>19.6</td>
</tr>
<tr>
<td>Peak time [ms]</td>
<td>4.1</td>
<td>1.2</td>
<td>9.0</td>
</tr>
<tr>
<td>Settling time [ms]</td>
<td>12.9</td>
<td>2.2</td>
<td>42.6</td>
</tr>
<tr>
<td>Peak overshoot [%]</td>
<td>28.34</td>
<td>18.54</td>
<td>327.4</td>
</tr>
</tbody>
</table>

Table 2 verifies the superior performance achieved by the Lyapunov-based controller.

6. Controller robustness and parameter sensitivity

The proposed controller is system parameter based and hence, variation of such parameters during operation will inevitably affect the closed loop response. Filter inductance, capacitance and parasitic resistances are all subject to variation due to various operational and environmental factors such as temperature, core saturation and cable overloading. It is therefore crucial to study how changes in these parameters would affect closed loop stability and dynamic response. Boundaries for system stability are derived and also the effect on dynamic performance is analysed.

Fig. 9 illustrates how the variation of system parameters affects the closed loop stability boundaries. Controller operating parameters \( \hat{k}_p \) and \( \hat{k}_d \) are fixed and designed according to the time domain operating requirements. As system parameters vary during operation, the stability region boundaries shift and if the selected controller parameters fall outside this region, the system becomes unstable. It is therefore necessary to calculate the ranges of change in system parameters that guarantee safe and stable operation.
Fig. 9: Closed loop stability margins for system parameter variation.

Fig. 9 shows the possible motion paths for the stability region boundaries as the two main circuit parameters \((L_o\) and \(C_o\)) change. \(\Delta L_o\) and \(\Delta C_o\) are per unit gains representing the change in \(L_o\) and \(C_o\) such that \(\Delta L_o > 0\) and \(\Delta C_o > 0\). It is worth noting that varying these parameters affects only the axis intercepts of the region boundaries, not the line gradients which are constant since \(T_i\) is fixed. As the region boundaries shift, the main conditions, from Fig. 9, required for closed loop stability to be maintained are

\[
\begin{align*}
d_1 &> 0 \\
d_2 &> 0
\end{align*}
\]  

(22)

where \(d_1\) and \(d_2\) are the clearances separating the operating points \((\hat{k}_p\) and \(\hat{k}_d\)) from the stability boundaries. Assuming \(C_o\) is constant (i.e. \(\Delta C_o = 1\)), the conditions for \(\Delta L_o\) to satisfy stability can be expressed as

\[
\begin{align*}
\Delta L_o &> \frac{1}{L_o} \frac{2R_L}{\pi} \left( T_s \hat{k}_p - \hat{k}_d \right) \\
\Delta L_o &> \frac{1}{L_o} \frac{2R_L}{\pi} \left( T_s \hat{k}_d - 0.5T_s^2 \frac{2}{2C_oR_l} \hat{k}_p \right)
\end{align*}
\]

(23)

Equation (23) shows that for both region boundaries there exists a minimum value of \(L_o\) below which the system is unstable. This can be explained from Fig. 9 where, as \(L_o\) increases, both boundaries move further away from the operating points \(\hat{k}_p\) and \(\hat{k}_d\) and the system is more stable. However, an increase in \(L_o\) will produce a more sluggish dynamic response. The larger of the two values in (23) provides the global
condition for stability with regards to a change in $L_o$. Similarly, the condition for $\Delta C_o$ to satisfy stability can be obtained assuming $L_o$ is constant (i.e. $\Delta L_o = 1$)

$$\Delta C_o > \frac{1}{C_o} T_s \frac{2 R I_s \dot{k}_d - T_s R I_s \dot{k}_p + \pi L_o}{2 \pi L_o R_L}$$ (24)

7. Modular input-series output-parallel operation

Fig. 10(a) shows the structure of $n$ SPRC modules in ISOP connection. Detailed controller structure using the proposed Lyapunov controller for output voltage regulation is depicted in Fig. 10(b). Additional inner loops are included to ensure equal sharing of voltages and currents among the modules. Fig. 10(b) shows that the output from the Lyapunov-based controller is corrected by average input voltage sharing (IVS) loop which is indispensable to ensure equal distribution of voltages among the series input capacitors. With IVS, output current sharing (OCS) is achieved automatically for ISOP configurations without the need for dedicated OCS loops [25,26].

![Fig. 10: ISOP connection of n SPRC modules](image)

(a) Overall diagram
(b) Control structure with Lyapunov-based controller and input voltage sharing
Fig. 11 shows the implementation circuit for a two-module \((n=2)\) ISOP connected SPRC. The two-module converter system operates in an interleaved mode to minimize load voltage and current ripple. Circuit parameter values per module are defined in Table 1. The two-module system will operate at 80W rated power (40W per module). In addition to the naturally unavoidable circuit parameter mismatches between the two converter modules, different input series capacitances and resonant tank transformer turns ratios are used to assess controller performance. Additional parameters values used in the simulation and experimental prototype are given in Table 3.

![Circuit Diagram](image)

**Fig. 11: Circuit implementation for two-module ISOP connected SPRC.**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full-load power rating of experimental test rig</td>
<td>80W</td>
</tr>
<tr>
<td>Input supply voltage (V_s)</td>
<td>120V</td>
</tr>
<tr>
<td>Reference load voltage (v_o)</td>
<td>24V</td>
</tr>
<tr>
<td>Switching frequency (f)</td>
<td>40 kHz</td>
</tr>
<tr>
<td>Minimum load (R_{L\text{min}})</td>
<td>20.25 (\Omega)</td>
</tr>
<tr>
<td>Maximum load (R_{L\text{max}})</td>
<td>7.2 (\Omega)</td>
</tr>
<tr>
<td>Lyapunov controller proportional gain (k_p)</td>
<td>11.3313</td>
</tr>
<tr>
<td>Lyapunov controller derivative gain (k_d)</td>
<td>0.0047</td>
</tr>
<tr>
<td>Average IVS control loop gain (K)</td>
<td>10</td>
</tr>
<tr>
<td>Input capacitance for module #1 (C_1)</td>
<td>30 (\mu F)</td>
</tr>
<tr>
<td>Input capacitance for module #2 (C_2)</td>
<td>60 (\mu F)</td>
</tr>
<tr>
<td>Transformer turns ratio for module #1 (n_1)</td>
<td>0.5</td>
</tr>
<tr>
<td>Transformer turns ratio for module #2 (n_2)</td>
<td>0.555</td>
</tr>
</tbody>
</table>
Fig. 12 shows results for the ISOP connected SPRC. A step disturbance from minimum load to full-load is applied at $t=0.4$s and a step input voltage reduction from $V_s=120$V to $V_s=100$V is applied at $t=0.8$s.

![Graphs showing various waveforms for ISOP connected SPRC](image)

**Fig. 12:** Results for the ISOP connected SPRC (a),(c),(e), (g) simulation, and (b),(d),(f), (h) experiment.
The output voltage $v_o$ in Fig. 12(a) and (b) follows the desired reference voltage $v_0^*=24V$. The robust Lyapunov controller rejects the step load disturbance in a fast and stable manner with a voltage dip lasting 2ms. Perturbation due to the step input voltage reduction is minimal. Fig. 12(c) and (d) shows equal sharing between the input series capacitor voltages, during full and reduced supply voltages, inspite the differences in input capacitances. IVS control provides fast and stable voltage distribution. Equal output current sharing is achieved automatically between the modules without dedicated OCS control. This confirms that for ISOP systems, IVS is sufficient to obtain stable operation. This is clear from results for $i_{Io1}$ and $i_{Io2}$ in Fig. 12(e) and (f), which show uniform current sharing in spite of non-uniform transformer turns ratios.

The phase shift control angles $\delta_1$ and $\delta_2$ are adjusted by control action to compensate for the mismatched transformer turns ratios. Module input voltages $v_{i1}$ and $v_{i2}$ are equal, therefore, module #2 with the higher turns ratio ($n_2=0.555 > n_1=0.5$) will always have a lower phase shift angle ($\delta_2<\delta_1$) so that both modules produce equal effective voltages. Fig. 12(g) and (h) illustrate the phase shift angles with $\delta_2<\delta_1$. Phase shift angles increase at $t=0.4s$ due to increased loading, reflecting the need for more energy to be delivered to load to keep it at desired reference value. Also, when the input voltage is reduced at $t=0.8s$, further increases in $\delta_1$ and $\delta_2$ are required to compensate for the input voltage reduction.

8. Conclusion

This paper presented a high performance controller based on Lyapunov stability criterion for resonant DC/DC converters. The proposed controller inherently adopts a proportional-derivative + feedforward mechanism, giving superior dynamic performance as well as high disturbance rejection to step changes in load and input supply voltages compared to classical PI control. Analysis has also shown the high robustness of the proposed controller in response to converter circuit parameter changes. When applied in multiple module structure, the controller used additional active sharing control loops to ensure uniform current/voltage distribution across the multiple interconnected modules. The combined operation showed stable sharing of voltage and currents with excellent load voltage control characteristics. The modular DC/DC converter architecture and its associated proposed controls are a promising candidate for high performance medium voltage DC/DC converters.

9. References


