A Comprehensive Analysis on Data Hazard for RISC32 5-Stage Pipeline Processor

Wei Pau Kiat, Kai Ming Mok, Wai Kong Lee, Hock Guan Goh & Ivan Andonovicy*
Faculty of Information and Communication Technology Universiti Tunku Abdul Rahman Kampar, Malaysia
*Department of Electronic and Electrical Engineering University of Strathclyde, Glasgow, G1 1XW, UK
Email: weipau0525@1utar.my, mokkm@utar.edu.my, wklee@utar.edu.my, gohhg@utar.edu.my, *i.andonovic@strath.ac.uk

Abstract—This paper describes the verification plan on data hazard detection and handling for a 32-bit MIPS ISA (Microprocessor without Interlocked Pipeline Stages Instruction Set Architecture) compatible 5-stage pipeline processor, RISC32. Our work can be used as a reference for RISC32 processor developers to identify and resolve every possible data hazard that might arise during execution phase within the range of the basic MIPS core instruction set. All the respective data hazard has been tested and verified. The techniques used to resolve data hazard in this paper are data forwarding and pipeline stages stalling. When data hazard arises, it is first resolve by using data forwarding. If the problem persists, we use pipeline stages stalling then only follow by another data forwarding to resolve the data hazard. This combination will reduce the impact of data hazard on the processor throughput, instead of only using the pipeline stages stalling. This paper delivers a comprehensive analysis and the development of the data hazard resolving blocks that are able to resolve data hazard arises from basic MIPS core instruction set in RISC32 processor.

Keywords—Data Hazard, MIPS, Pipeline, Data Forwarding, Interlock Pipeline Stages

1. Overview

The pipeline hazards can be classified into 3 types, structural hazard, control hazard and data hazard [1], [3], [6]. Data hazards always exist in a processor designed based on pipeline approach. It can cause computational error when multiple instructions are overlapped during its execution which involve accessing the processor’s system registers, (e.g. Register File (RF), interrupt controller (CP0) registers and HILO register). In contrast, single-cycle and multi-cycle processor are immune to this situation since consecutive instruction only execute after the current instruction finished its whole execution. Although data hazard exists in pipeline processor and it require extra hardware to resolved, the high performance achieved by pipelined processor still outweighs its counter parts and remains a popular choice in processor design.

Data hazard occurs due to data dependency, whereby an instruction attempts to read or write system register before the valid data are available for reading. The data dependency relationship is shown in the Table 1.

<table>
<thead>
<tr>
<th>TABLE 1. DATA DEPENDENCY RELATIONSHIP</th>
</tr>
</thead>
<tbody>
<tr>
<td>First Instruction</td>
</tr>
<tr>
<td>Read</td>
</tr>
<tr>
<td>Write</td>
</tr>
<tr>
<td>(No dependency)</td>
</tr>
<tr>
<td>Read after Write - RAW</td>
</tr>
<tr>
<td>(True dependency)</td>
</tr>
</tbody>
</table>

From Table 1, there are 3 types of data dependency that leads to data hazard. Both Write-after-Read (WAR) and Write-after-Write (WAW) dependencies will never occur when the pipeline processor only allows system registers to be updated at a specific stage.

We observed that Read-after-Write (RAW) dependency causes majority of the data hazards. In RISC32 convention, Register File (RF) will only be updated at the fifth (Write-Back (WB)) stage. Since read (ID stage) and write (WB stage) to RF is occurred in two different stages, an instruction may attempt to read RF before it is updated with the latest data. This condition can be resolved in several ways, generally classified into software and hardware approach.

The software approach relies on compiler to reorder the user code or insert a delay slot to resolve the combinations of instructions that might produce data hazard, which highly depends on the robustness of the compiler technology. Resolving data hazard using software approach is less complex but will affect the processor throughput more severely than the hardware approach [6]. Consider a case of an adding of two values in registers, $t1$ and $t2$, the result will be store to register $t0$. The result of the addition is produced at the third (EX) stage, but it is only available in register $t0$ at WB stage. What if the consecutive instructions need to use this result? The software approach will either insert delay slots or reorder the user code, which in turn reduces the throughput of the pipeline processor. Also, code reordering might not be efficient since it depends on the nature of the program flow. On the other hand, hardware approach based on forwarding scheme does not affect the processor throughput (except the load-use case which we will cover later). The result from an addition instruction can be forwarded to the next instruction without wasting any processor cycle. The benefit of data forwarding is clearly shown in this example, which explains our choice in investigating the hardware approaches for resolving data hazards.
There is no existing works that populate all the combinations of instructions that might cause data hazard. Hence, we are motivated to perform thorough analysis on data hazard detection and handling scheme for RISC32 processor which we strongly believe will benefit others with similar interest in processor development.

This paper is organized as follows: Section 2 describes the background of our work. Section 3 describes the processor micro-architecture requirements prior to resolve data hazards. Section 4 and 5 describe the process of resolving data hazard using forwarding and interlock scheme respectively. Lastly, Section 6 concludes the finding of our paper.

2. Background

The pipeline processor, RISC32, which we have developed, is based on 5-cycle instruction execution, which corresponds to 5 hardware stages: Instruction Fetch (IF), Instruction Decode and Register File Read (ID), Execution or address calculation (EX), Data Memory Access (MEM) and Write Back (WB). Figure 1 illustrates the situation where data hazard occurs in a RISC32 processor.

Figure 1. MIPS Pipelined Data Hazard ( Taken from [1] )

Referring to Figure 1, the first instruction ( sub ) is supposed to update the register $2$ with the latest result at the WB stage, but the second ( and ), third ( or ) and fourth ( add ) instructions attempt to read the register $2$ before it is updated. This implies that all the subsequent computations will be based on the wrong result.

Figure 2. Illustration of Data Forwarding ( Taken from [1] )

Figure 2 illustrates the use of data forwarding [1], [2], [3], [4] to resolve the data hazards. The result of the first instruction ( sub ) is generated at the end of the EX stage and will be registered into the EX/MEM pipeline, so it is possible to forward the data to the consecutive instructions. Both last ( sw ) and second last ( add ) instructions do not cause any data hazard since the data is written into the RF at the first half of the clock cycles and it is ready for reading in the second half of the clock cycles.

There are also some data hazard conditions that cannot be resolved by only using data forwarding technique [1], [4], [5]. Consider the load-use data hazard illustrated in Figure 3. The first instruction ( lw ) accesses the data memory at the fourth (MEM) stage and the data is only ready at the end of the fourth stage. At the same time, the consecutive instruction ( and ) already reaches third (EX) stage with the operand values that have not been updated yet by the lw instruction. As a result, the processor needs to stall for 1 clock cycle before data forwarding can correctly take place. Figure 4 illustrates the load-use data hazard resolved by pipeline stages stalling followed by data forwarding.

Figure 3. Illustration of Load-use Data Hazard ( Taken from [1] )

Figure 4. Pipeline Stages Stalling and Data Forwarding to Resolve Load-use Data Hazard ( Taken from [1] )

The work presented by Patterson et al. [1], Mohit et al. [3], Gautham et al [4] and Zulkifli et al. [5] generalized the concept of data hazard based on the RF which we have further extended it into interrupt controller unit (CP0) registers and multiplier HILO register. The extended version provides comprehensive verification coverage for the data hazard based on the RISC32 processor and is useful for the micro-architecture development. Our work also includes miscellaneous scenario: the data hazard related to the unconditional branch ( jal and jair ) with $ra$ register (return address register).

Existing work presented by Meng-Chou Chang et al. [7] compared the data hazard detection table (DHDT) scheme and proposed the destination register chain (DRC) scheme to resolve data hazard. The work shows that DRC achieve better performance and smaller design area than DHDT. The paper presented good work on resolving and benchmarking the data hazard for the R-type instructions. However, I-type
and J-type instructions were not included in their resolving and benchmarking scheme.

In this paper, we will provide comprehensive verification coverage on data hazard for RISC32 processor and the resolving scheme using data forwarding and pipeline stages stalling techniques.

3. Processor

3.1. Micro-architecture

The scope of our work in data hazard analysis includes not only the Register File, but also extended with the multiplier and interrupt controller, (CP0) registers. This requires new instructions and with their corresponding system registers, to hold the new type of data which unavoidably introduce new data hazard. The processor micro-architecture is shown in the Figure 5.

The multiplier unit, based on Booth algorithm requires 2 cycles (EX and MEM stages) to compute a result which will be available at the end of the MEM stage and will be written to the HILO register at the first half cycle of the WB stage.

For the CP0, data will be read from CP0 register at ID stage and write to CP0 register at the EX stage. Writing to CP0 register occurs in EX stage, which does not follow the convention used for RF (write at WB stage). The purpose to write to CP0 register in an earlier stage is to avoid additional data hazard cause by the mfc0 instruction immediately followed by mfc0 instruction accessing the same CP0 register. Hence, data forwarding circuitry can be reduced. Figure 6 illustrates our approach to resolve the data hazard discussed. Note that the CP0 register is updated at the first half of the cycle and ready to be access at the second half of the cycle of EX stage.

The forwarding and interlock blocks were developed to handle data hazard as shown in Figure 5. The forwarding block is responsible to forward data among stages while interlock block is responsible to stall the IF and ID stages and flush the EX stage for one clock cycle when a load-use hazard is detected.

3.2. Control Unit Signals Related to Data Hazard

Before handling data hazard, the processor will need to identify what instructions have entered into the execution state. Table 2 describes function of the control unit signal and Table 3 presents the signal representation for the respective instructions. All the control unit signals are generated at the ID stage and transfer along stages for data hazard detection.

4. Forwarding Scheme

Data forwarding technique is divided into two stages: detection and resolve. In the following subsection, we present the analysis and verification of all the combination of instructions that causes data hazards.

4.1. Data Hazard Detection Conditions

We have divided the data hazard detection into 5 groups in relation to the system registers: General Condition of Register File, $ra register, Load-store, HILO Register and CP0 Registers Related Data Hazards.

4.1.1. General Condition of Register File Related Data Hazards.

The work presented by [1], [2], [3], [4] suggested that the data is forwarded from MEM or WB stages to EX stage. However, in our design, the data forwarding is performed one stage earlier, that is from EX or MEM stages to ID stage. This can reduce the power consumption and pipeline size due to lesser control unit signals passing through the pipeline structure. Another small advantage is to balance the stage propagation delay of ID and EX stage: the propagation delay of ALU in EX stage is longer than RF in ID stage [8]. The Figure 7 shows the abstract view of the data forwarding for the condition discussed.

Table 4 shows the combination of instructions that causes data hazard grouped under General Condition of Register File Related Data Hazards and the detection and handling will be discussed in Section 4.2.
4.1.2. Register File related Data Hazards - $ra register.

This condition arises when the processor issued an unconditional branch instruction such as jump and link, (jal) and jump and link register, (jalr) which updates the $ra register with the address of the next instruction (PC+4). However, the consecutive instruction right after jal or jalr will read the old value of $ra register at ID stage. This situation is shown in Figure 8.

From Figure 8, jal will update the $ra register at WB stage, but the corresponding address value (PC+4) in $ra register is needed earlier by the consecutive instructions at ID stage. Thus, data forwarding should take place to resolve this problem. Two situations should be taken into account: with and without branch delay slot. From Figure 8, the first 2 instructions are the data hazard combination without branch delay slot; data can be forwarded from EX stage to ID stage. For the one with branch delay slot, assuming the second instruction in Figure 8 is the branch delay slot; data can be forwarded from MEM stage to ID stage. The combinations of instructions shown in Table 5 cover all the data hazard of both situations grouped under $ra register related data hazard and the detection and handling will be discussed in Section 4.2.
4.1.3. Register File related Data Hazards - Load-store. A load-store hazard has the similar characteristics as load-use hazard, which the RAW dependency exists between the combinations of instructions started with a load instruction. However it can be resolved by using data forwarding. By referring to the MIPS ISA convention, the registers used for load and store instruction can be classified into two usages, one for holding address ($srs) and another for holding data ($tr). Address calculation of the store instruction is performed at the EX stage: $rs should be ready before going into the ALU unit for address calculation. Since the data of the load instruction is only available at the MEM stage onwards, it requires pipeline stages stalling when the consecutive instruction relies on the respective data to perform calculation in the EX stage. In contrast, for the case where the store instruction not using the data of the load instruction in the EX stage but requires the data at MEM stage, it can be resolve using data forwarding and this is illustrated in Figure 9. The data can be forwarded from the MEM stage to EX stage of the consecutive instruction. The detection and handling of this hazard will be discussed in Section 4.2.

4.1.4. HILO Register Related Data Hazards. New instructions are needed to move the multiplication result (register HI and LO) to the RF before it can use by other instructions. The new instructions are: move from LO register (mflo) and move from HI register (mthi). The multiplication related data hazard may arise in two scenarios.

Scenario 1: when after multiplication, the result is to be read by either mflo or mthi, but it is not ready for reading until at the WB stage. For example, in Figure 10, data hazard occurs between the first (mult) and second (mflo) instructions and the multiplication result should be forwarded from MEM stage to EX stage.

Scenario 2: when the processor copies the HILO register’s data to the RF, reading the same register in the RF before it is updated. For example, in Figure 10, data hazards occurs between second (mflo) (or third (mthi)) and fourth (add) instructions, and the HILO register’s data should be forwarded from the EX or MEM stage to ID stage.

The combination of instructions shown in Table 6 cover both situations grouped under HILO register related data hazards.
4.1.5. CP0 Registers Related Data Hazards.
Two instructions are added in order to access CP0 register, (mfc0) and move to CP0 register, (mfc0). The data hazard of the CP0 register arises in the same pattern, which always start with mfc0 instruction. The first instruction in Figure 11 will get the CP0 register’s data at ID stage and write to RF at WB stage. The data hazard arises when CP0 register’s data is copied to RF’s register while at the same time, the respective register in the RF is occupied for further computation. Referring to Figure 10, the CP0 register’s data is available to be forwarded from EX or MEM stages to ID stage to avoid for data hazard. Table 7 cover the combinations of instructions grouped under CP0 registers related data hazard.

![Table 6: HILO Register Related Data Hazard](image)

![Table 7: CP0 Registers Related Data Hazard](image)

4.2. Development of the Forwarding Block: Detection and Handling
By observing all the data hazard detection conditions discussed, there are four data paths used as the target of data forwarding. The first two paths are the rs and rt path, which are used to pass ID, EX and MEM stage data to ID stage. These two paths are used to resolve the General Condition of Register File, $ra register, CP0 registers and HILO register related data hazards. 3-bit control signal is used to select which source be forwarded. The Most Significant Bit (MSB) of the signal indicates the condition of the data, whereby 0 indicate normal flow without data forwarding and else otherwise. The third path is the hilo path, which is used to forward MEM stage data to EX stage. It is meant to resolve the first scenario of the HILO register related data hazards discussed. The same convention of rs and rt path applies to hilo path. The 3-bit control signal is used and the MSB indicates the condition of the data. 001 and 010 of the ex_hilo_ctrl in Table 8 is used to transfer the HI or LO register’s data when issue mthi or mflo instruction respectively. On the other hand, 000 indicates that instructions other than mthi and mflo were issued. It is to avoid duplicated logic and reduce the multiplexer used to transfer the data from stage to stage. The last path is used to resolve load-store data hazard. This path forwards the data from the MEM stage. 1-bit control signal is used to indicate the condition of the data, whereby 1 represent the data is forwarding from other stage and else otherwise. Table 8 shows the information of the data paths used for data forwarding.

Referring to all combinations of instructions shown in Table 4 to Table 7 and forwarding path information shown in Table 8, the optimized algorithms are generated. The Algorithm 1 and the Algorithm 2 detect and resolve for rs and rt path data forwarding. The Algorithm 3 and the Algorithm 4 detect and resolve for HILO register related and load-store data hazards respectively. In other word, the Algorithm 1 and the Algorithm 2 detect and resolve all the combinations of instructions shown in Table 4, 5 and 7 and first two test cases in Table 6. The Algorithm 3 is used to detect and resolve the remaining combinations of instructions in Table 6. Lastly, The Algorithm 4 is used for load-store forwarding.
TABLE 8. DATA FORWARDING HANDLING SCHEME

<table>
<thead>
<tr>
<th>From</th>
<th>To</th>
<th>Data Hazards To Resolve</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stage</td>
<td>Path</td>
<td>Stage</td>
</tr>
<tr>
<td>000</td>
<td>ID</td>
<td>Register File</td>
</tr>
<tr>
<td>100</td>
<td>EX</td>
<td>PC+4</td>
</tr>
<tr>
<td>101</td>
<td>MEM</td>
<td>PC+4</td>
</tr>
<tr>
<td>110</td>
<td>EX</td>
<td>Stage output</td>
</tr>
<tr>
<td>111</td>
<td>MEM</td>
<td>Stage output</td>
</tr>
<tr>
<td>000</td>
<td>ID</td>
<td>Register File</td>
</tr>
<tr>
<td>100</td>
<td>EX</td>
<td>PC+4</td>
</tr>
<tr>
<td>101</td>
<td>MEM</td>
<td>PC+4</td>
</tr>
<tr>
<td>110</td>
<td>EX</td>
<td>Stage output</td>
</tr>
<tr>
<td>111</td>
<td>MEM</td>
<td>Stage output</td>
</tr>
<tr>
<td>000</td>
<td>EX</td>
<td>ALU output</td>
</tr>
<tr>
<td>001</td>
<td>EX</td>
<td>LO register</td>
</tr>
<tr>
<td>010</td>
<td>EX</td>
<td>HI register</td>
</tr>
<tr>
<td>101</td>
<td>MEM</td>
<td>Multiplier result [31:0]</td>
</tr>
<tr>
<td>110</td>
<td>MEM</td>
<td>Multiplier result [63:32]</td>
</tr>
<tr>
<td>0</td>
<td>EX</td>
<td>EX.rt path data</td>
</tr>
<tr>
<td>1</td>
<td>EX</td>
<td>Data Memory’s data</td>
</tr>
</tbody>
</table>

Algorithm 1 Pseudocode for Forwarding along ID.rs path

1. if (ID.rs == 5a and (EX.jal or EX.jal))
2. then Forward from EX.PC + 4;
3. else if (ID.rs == 5a and (MEM.jal or MEM.jal))
4. then Forward from MEM.PC + 4;
5. else if (ID.rs != 5a and ID.rs == id.rs and (MEM.rs or MEM.rs))
6. then Forward from EX stage output;
7. else if (ID.rs != 5a and MEM.rs == id.rs and (MEM.rs or MEM.rs))
8. then Forward from MEM stage output;
9. else No Forwarding;
10. end if

Algorithm 2 Pseudocode for Forwarding along ID.rt path

1. if (ID.rt == 5a and (EX.jal or EX.jal)) and not(ID.mtc0))
2. then Forward from EX.PC + 4;
3. else if (ID.rt == 5a and (MEM.jal or MEM.jal) and not(ID.mtc0))
4. then Forward from MEM.PC + 4;
5. else if (ID.rt != 5a and ID.rs == id.rs and (MEM.rs or MEM.rs))
6. then Forward from EX stage output;
7. else if (ID.rt != 5a and MEM.rs == id.rs and (MEM.rs or MEM.rs))
8. then Forward from MEM stage output;
9. else No Forwarding;
10. end if

Algorithm 3 Pseudocode for EX.hilo path forwarding

1. if not(MEM.mult and EX.id and EX.rs wr and not(EX.hr2f))
2. then No Forwarding; From LO register;
3. else if (not(MEM.mult and EX.id and EX.rs wr and EX.hr2f))
4. then No Forwarding; From HI register;
5. else if (MEM.mult and EX.id and EX.rs wr and EX.hr2f)
6. then Forward from MEM.multiplier[31:0];
7. else if (MEM.mult and EX.id and EX.rs wr and EX.hr2f)
8. then Forward from MEM.multiplier[63:32];
9. else No Forwarding;
10. end if

Algorithm 4 Pseudocode for load-store forwarding

1. if (EX.id and EX.id = MEM.id and MEM.load)
2. then Forward from MEM.Data Memory;
3. else No Forwarding;
4. end if

5. Interlock scheme

In this paper, the interlock scheme is further extended to avoid stalling the pipeline stages when resolving data hazard (with data forwarding scheme) for the load-store condition. Besides that, based on our finding, the interlock block might not work well after extended with CP0, which is a load instruction followed by mfc0 instruction. It may stall the pipeline even there is no data hazard arises. The following detection conditions highlight the problem discussed.

5.1. Data Hazard Detection Conditions

For some of the load-use conditions, it may not cause data hazard while the interlock block is still inserting a delay slot. It may unnecessarily reduce the processor throughput since it inserts an unnecessary load delay on the load-use combination of instructions that doesn’t cause any data hazard. To resolve this problem, special condition should be set case by case. Based on our finding, only the combination of load-use instructions shown in Table 8 will causes data hazard and require a delay slot to resolve. One cycle after the delay slot, the data in Data Memory should be available and ready to be forwarded to the next consecutive instructions. The forwarding scheme in the previous section should be able to handle the consecutive data hazard arises. Figure 12 illustrates the load-use data hazard solved by combination of pipeline stalling followed by data forwarding scheme.

5.2. Development of the Interlock Block: Detection and Handling

The pseudocode in the Algorithm 5 present the hazard detection logic used to detect and resolve the load-use hazards referring to the combinations of instructions in Table 8.
TABLE 9. LOAD-USE DATA HAZARDS

<table>
<thead>
<tr>
<th></th>
<th>Instruction</th>
<th></th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>lw $1, 100($1)</td>
<td>2</td>
<td>lw $1, 100($1)</td>
</tr>
<tr>
<td></td>
<td>add $1, $1, $1</td>
<td></td>
<td>add $1, $1, $1</td>
</tr>
<tr>
<td>3</td>
<td>lw $1, 100($1)</td>
<td>4</td>
<td>lw $1, 100($1)</td>
</tr>
<tr>
<td></td>
<td>lw $1, 100($1)</td>
<td></td>
<td>mul $1, $1</td>
</tr>
<tr>
<td>5</td>
<td>lw $ra, 100($ra)</td>
<td>6</td>
<td>lw $1, 100($1)</td>
</tr>
<tr>
<td></td>
<td>beq $1, $1, 100</td>
<td></td>
<td>jr $ra</td>
</tr>
<tr>
<td>7</td>
<td>lw $ra, 100($ra)</td>
<td>8</td>
<td>lw $1, 100($1)</td>
</tr>
<tr>
<td></td>
<td>jalr $ra</td>
<td></td>
<td>mtc0 $1, $epc</td>
</tr>
<tr>
<td>9</td>
<td>lw $1, 100($1)</td>
<td></td>
<td>sw $2, 100($1)</td>
</tr>
</tbody>
</table>

6. Conclusion

In this paper, we presented a thorough analysis on data hazard of 32-bit MIPS ISA compatible 5-stage pipeline processor and the overall resolving scheme to handle basic MIPS core instruction set data hazards that might arise. The analysis shown here can serve as a reference for MIPS ISA compatible pipeline processor developers to eliminate all the data hazards. All the data hazards should be resolved prior to further development as the data correctness is extremely important. Furthermore, based on our experience, it is troublesome to capture a data hazard when the processor is integrated with I/O system and memory system, whereby data correctness is critical.

We intended to develop a pipeline processor for Internet-of-Things (IoT) in future, which is mostly going to handle large amount of data, including data collection from sensors, data aggregation and data transmission to another device. Therefore, data correctness is critical to IoT and hence we provide this paper as the useful information to resolve basic MIPS core instruction set data hazard that might arises in processor level.

Figure 12. Combination of Pipeline Stages Stalling and Data Forwarding for Resolving Load-use Hazards

Algorithm 5 Pseudocode for Interlock Scheme

1. if (ID, read and EX, read and EX, load)
2. then stall IF and ID, flush EX;
3. else if (ID, read and EX, read and EX, load and not(ID, store) and not(ID, mtc0))
4. then stall IF and ID, flush EX;
5. else do nothing;
6. end if

Acknowledgments

This research work is fully supported by UTAR Research Fund (UTARRF), Malaysia under grant IPSR/RMC/UTARRF/2015-C2/G01.

References