Ultrahigh Step-up DC–DC Converter for Distributed Generation by Three Degrees of Freedom (3DoF) Approach

Yihua Hu, Senior Member, IEEE, Jiande Wu, Wenping Cao, Senior Member, IEEE, Weidong Xiao, Senior Member, IEEE, Peng Li, Stephen J. Finney, and Yuan Li, Member, IEEE

Abstract—This paper proposes a novel dc–dc converter topology to achieve an ultrahigh step-up ratio while maintaining a high conversion efficiency. It adopts a three degree of freedom approach in the circuit design. It also demonstrates the flexibility of the proposed converter to combine with the features of modularity, electrical isolation, soft-switching, low voltage stress on switching devices, and is thus considered to be an improved topology over traditional dc–dc converters. New control strategies including the two-section output voltage control and cell idle control are also developed to improve the converter performance. With the cell idle control, the secondary winding inductance of the idle module is bypassed to decrease its power loss. A 400-W dc–dc converter is prototyped and tested to verify the proposed techniques, in addition to a simulation study. The step-up conversion ratio can reach 1:14 with a peak efficiency of 94% and the proposed techniques can be applied to a wide range of high voltage and high power distributed generation and dc power transmission.

Index Terms—Boost converter, control strategy, dc–dc power conversion, degrees of freedom (DoF), high step-up converter, modularization.

I. INTRODUCTION

DISTRIBUTED generation is playing an increasingly important role in reducing greenhouse gas emissions and improving the quality of human lives. In these systems, power converters are a key component to control power flow within the system. In particular, high step-up dc–dc converters are widely used in solar power generation, fuel cells, electric vehicles and uninterrupted power supplies [1]–[13]. The features of dc–dc conversion are also essential to off-shore wind power transmission through high voltage dc (HVDC) power systems [14], [15]. In these applications, high voltage gain and high conversion efficiency of dc–dc converters are highly desirable.

When isolated topologies are utilized, a high voltage gain is traditionally achieved by manipulating the transformer’s turns ratio, the pulse width modulation duty ratio or phase-angle shift. The duty ratio of high-frequency switching devices is often considered as one design freedom while the turns ratio of transformers is another [16]–[28]. When both are employed to achieve a high voltage conversion ratio, it is termed the two degrees of freedom (2DoF) design [17], [21], [23]. Furthermore, soft switching can also be a useful feature when an active or passive clamping circuit is implemented [4]–[6]. An active clamping circuit consists of one active switching device and one clamping capacitor, while a passive clamping circuit uses some passive switching devices (e.g., diodes) for the same purpose. In theory, the leakage inductance is proportional to the square of the turns ratio [29]. As a result, a very high turns ratio is generally avoided in the transformer design since it can reduce the efficiency of the transformer. A typical topology of high step-up converters uses only one switching device [30], [31] while their converter ratings are low. Due to the size of capacitors, the power density of these converters decreases as the voltage gain increases [32]–[34]. In the literature, some high step-up conversion ratios are also reported by combining the features of turns ratio, multilevel and duty ratio in the converter design [35]–[41]. For instance, paper [41] integrates a coupled inductor with a switching capacitor in the high step-up converter using one switching device. The input-parallel output-series structure can also provide a high voltage gain and a high power level [42], [43]. In paper [42], coupled inductors are used to achieve a high voltage gain but electrical isolation is absent. Alternatively, the use of a cascaded converter structure can provide a high voltage gain [44], [45]. However, the topology in [44] is limited in converter power ratings due to the high current in the switching devices. In order to increase the power level, a modular multilevel converter is presented in [45] but it can only regulate the duty ratio and cell number (i.e., 2DoF). Clearly, these reported topologies do not provide electrical isolation and sufficient flexibility for further expansion.

The voltage gain of a typical 2DoF converter is expressed as follows:

$$G = \frac{2N}{1 - D}$$

(1)

where $N$ is the turns ratio and $D$ is the duty ratio.
Obviously, a small change in the duty ratio can lead to a significant change in the voltage gain. This poses a challenge to the converter control so that the accurate regulation of the output voltage becomes difficult. To tackle the problem, this paper proposes a novel ultrahigh step-up dc–dc converter, which utilizes the features of modularity, multilevels and electrical isolation. In effect, this is a three degree of freedom (3DoF) design of dc–dc converters.

II. PROPOSED 3DOF CONVERTER TOPOLOGY

A conventional interleaved flyback-forward dc–dc converter is presented in Fig. 1(a). The voltage gain can be found by

\[ G = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{2N}{1 - D} \cdot \frac{1}{1 + \sqrt{\frac{2L_{\text{LK}}}{(1-D)^2R}}} \]  \tag{2}

where \( L_{\text{LK}} \) is the leakage inductance, \( f_s \) is the switching frequency, and \( R \) is the load resistance. Clearly, the voltage gain is determined by the leakage inductance of the coupled inductor, switching frequency, load resistance, in additional to turns ratio and duty ratio.

If the secondary side of the flyback-forward dc–dc converter is seen as a cell, more cells can be added up in series, as shown in Fig. 1(b). By doing so, a multilevel output voltage can be obtained. The corresponding voltage gain in an ideal condition is given by

\[ G = \frac{2m \cdot N}{1 - D} \]  \tag{3}

where \( m \) denotes the number of voltage levels.

This paper develops a two-cell high step-up dc–dc converter as an example and its topology is shown in Fig. 1(b), where \( S_1\cdots S_4 \) are four main switches. Active clamping circuits including clamp switches \( S_{c1}\cdots S_{c4} \) and clamping capacitors \( C_{c1}\cdots C_{c4} \) are employed to limit the voltage stress on the main switches.

Fig. 1. DC–DC converter topologies with flyback-forward cells. (a) Typical flyback-forward converter [6]. (b) Proposed flyback-forward dc–dc converter (using two cells).

Four coupled inductors \( L_1\cdots L_4 \) are used to form two power cells \( L_1 \) and \( L_2 \) for cell-1, \( L_3 \) and \( L_4 \) for cell-2). The primary and secondary winding turns for the four coupled inductors are represented by \( n_1 \) and \( n_2 \), respectively, and their turns ratio is \( N = n_2/n_1 \). The coupling references are remarked with “∗”, “O”, “□” and “■”. \( L_{\text{LK1}}\cdots L_{\text{LK4}} \) are the leakage inductances for coupled inductors \( L_1\cdots L_4 \), respectively. In this figure, the rectifier diodes \( D_o1\cdots D_o2 \) and the output capacitors \( C_1\cdots C_2 \) also form a voltage-doubling rectifier circuit.

The proposed converter is built on basic cells; each of them consists of two coupled inductors and a power switch. Typical steady-state waveforms of this converter are shown in Fig. 2. The active clamping switches \( S_{c1}\cdots S_{c4} \) are complementary to the main switches \( S_1\cdots S_4 \), respectively. The outputs of cell-1 and cell-2 are \( V_{\text{cell1}} \) and \( V_{\text{cell2}} \), respectively. The switches \( S_1\cdots S_4 \) can be regulated by earthy duty ratio control or phase angle shift control. The waveforms of \( V_{\text{cell1}} \) and \( V_{\text{cell2}} \) are identical.

The proposed converter has eight operational stages, as shown in Fig. 3.

State 1 \([t_0\cdots t_1]\): During this stage, \( S_1\cdots S_4 \) are turned on and the corresponding clamping switches are OFF. All the coupled inductors operate in flyback mode to store energy. The outputs of cell-1 and cell-2 are \( V_{\text{cell1}} \) and \( V_{\text{cell2}} \), respectively. The switches \( S_1\cdots S_4 \) can be regulated by earthy duty ratio control or phase angle shift control. The waveforms of \( V_{\text{cell1}} \) and \( V_{\text{cell2}} \) are identical.

State 2 \([t_1\cdots t_2]\): At \( t_1 \), \( S_2 \) and \( S_4 \) receive a turn-off gate signal, increasing their drain–source voltage across the parasitic capacitor of the main switches in an approximate linear manner.

Fig. 2. Waveforms of the proposed converter.
Fig. 3. Eight operational stages of the proposed converter (using two cells).
(a) State 1 \([t_0-t_1]\). (b) State 2 \([t_1-t_2]\). (c) State 3 \([t_2-t_3]\). (d) State 4 \([t_3-t_4]\). (e) State 5 \([t_4-t_5]\). (f) State 6 \([t_5-t_6]\). (g) State 7 \([t_6-t_7]\). (h) State 8 \([t_7-t_8]\).

Fig. 4. Phase-angle shift control.

Due to the low parasitic capacitance and the large current in the primary coupled inductor, this period is very short.

State 3 \([t_2-t_3]\): At \(t_2\), the drain–source voltage of \(S_2\) and \(S_4\) increases to conduct the output rectifier diodes \(D_o\). During this interval, \(L_1\) (in cell-1) and \(L_3\) (in cell-2) operate in forward mode while \(L_2\) and \(L_4\) in a flyback mode to transfer energy to the load.

State 4 \([t_3-t_4]\): In this stage, the voltage across the parasitic capacitor of \(S_2\) and \(S_4\) increases to the corresponding voltage of clamp capacitors \(C_{c2}\) and \(C_{c4}\), the antiparallel diodes of \(S_{c2}\) and \(S_{c4}\) begin to conduct.
State 5 \([t_1-t_2]\): At \(t_1\), \(S_{c2}\) and \(S_{c4}\) are switched on with zero-voltage switching (ZVS). Then, a current flows in the antiparallel diode. During this interval, cell-1 and cell-2 provide a continuous current to the load, i.e.,

\[
i_{LK1}(t) = \frac{N \cdot V_{c_{c2}} + N \cdot V_{c_{c4}} - V_{C_{co1}}}{L_{LK1} + L_{LK2} + L_{LK3} + L_{LK4}} (t - t_1)
\]

where \(V_{c_{c2}}\) and \(V_{c_{c4}}\) are the voltage across capacitors \(C_{c2}\) and \(C_{c4}\), respectively.

State 6 \([t_2-t_3]\): At \(t_2\), \(S_{c2}\) and \(S_{c4}\) receive a turn-off signal. Because of the parallel capacitors \(C_{c2}\) and \(C_{c4}\), the voltage across \(S_{2}\) and \(S_{1}\) decreases in an approximately linear manner and that in \(S_{c2}\) and \(S_{c4}\) increases nearly linearly. Over this period, \(S_{c2}\) and \(S_{c4}\) are turned off with ZVS.

State 7 \([t_3-t_4]\): At \(t_3\), the drain–source voltage of \(S_{2}\) and \(S_{1}\) decrease to zero owing to the capacitor-inductance resonant. Then, the corresponding antiparallel diode conducts.

State 8 \([t_4-t_5]\): At \(t_4\), \(S_{2}\) and \(S_{1}\) turn on with ZVS. The leakage currents of cell-1 and cell-2 decrease to zero and \(D_{c2}\) turns off with zero-current switching (ZCS). The following equations can be obtained:

\[
i_{LK1}(t) = I_{LK}(t_5) - \frac{V_{C_{co1}}}{L_{LK1} + L_{LK2} + L_{LK3} + L_{LK4}} (t - t_5)
\]

\[
I_{LK}(t_5) = \frac{N \cdot V_{c_{c2}} + N \cdot V_{c_{c4}} - V_{C_{co1}}}{L_{LK1} + L_{LK2} + L_{LK3} + L_{LK4}} (1 - D)T_s
\]

\[
t_8 - t_5 = \frac{N \cdot V_{c_{c2}} + N \cdot V_{c_{c4}} - V_{C_{co1}}}{V_{C_{co1}} (1 - D)T_s}.
\]

During the period \(t_2-t_8\), the electrical charge on the secondary side of cell-1 and cell-2 is given by

\[
Q_{C_{co1}} = \frac{1}{2} \cdot I_{LK1}(t_5) \cdot (t_8 - t_2) = \frac{(N \cdot V_{c_{c2}} + N \cdot V_{c_{c4}} - V_{C_{co1}})^2}{2 \cdot V_{C_{co1}} (L_{LK1} + L_{LK2} + L_{LK3} + L_{LK4}) (1 - D)^2} \cdot T_s.
\]

Because of the symmetrical structure, the charging and discharging processes during \(t_8-t_{16}\) are identical to these during \(t_0-t_8\).

III. Steady-State Analysis

In order to simplify the analysis of the proposed converter, the following assumptions are made: 1) all the four coupled inductors are identical; 2) all the clamping capacitors are identical; 3) the voltage of the clamping capacitors is constant; and 4) the dead-time between the main switches and clamping switches is neglected.

A. Voltage Stress

The voltage stress on switching devices is equal to the voltage across the clamping capacitors

\[
V_{DS_1} = V_{C_{ci}} = \frac{V_{in}}{1 - D}
\]

where \(V_{C_{ci}}\) is the voltage of the active clamping switch, \(V_{DS_1}\) is the voltage of the main switch, and \(V_{in}\) is the input voltage. According to the symmetrical waveforms of \(V_{ab}\), the voltage stress on the output diodes can be found by

\[
V_{co1} = V_{co2} = V_{out}
\]

B. Voltage Gain

However, the leakage inductance of the coupled inductor can also impact on the voltage gain. In a two-level high step-up converter, the electrical charge of \(C_{o1}\) is half of the total electrical charge due to the symmetry of the rectifier circuit

\[
Q_{C_{o1}} = \frac{1}{2} \cdot \frac{V_{out}}{R} \cdot T_s
\]
From (8), (9), and (11), the voltage gain can be expressed as
\[
G = \frac{4 \cdot N}{1 - D + \sqrt{\frac{2 \cdot f_s \cdot (L_{LKI} + L_{LK2} + L_{LK3} + L_{LK4})}{R}}}
\]  
where \( R \) is the load resistance.

Due to the series connection of the secondary side of the high step-up power cells, the turns ratios of the coupled inductors in power cells can be different. Under normal conditions, the total voltage gain of \( M \) cells is
\[
G = \frac{2 \cdot \left( \sum_{i=1}^{m} N_i \right)}{1 - D + \sqrt{\frac{2 \cdot f_s \cdot \left( \sum_{i=1}^{m} L_{LKI} \right)}{R}}}
\]  
where \( N_i \) is the turns ratio of the \( i \)th cell and \( L_{LKi} \) is the leakage inductance of the \( i \)th cell.

C. Soft Switching

Soft switching of power devices can reduce the switching power loss and thus improve the energy efficiency of the converter. In order to realize ZVS for the clamp switches, the antiparallel diodes of clamp switches should conduct prior to the turn-on of the switches. For the main switches, the energy stored in parasitic capacitors should be lower than that stored in the leakage inductor. The ZVS turn-on condition for the main switches is
\[
\frac{1}{2} \cdot \frac{L_{LKi}}{N_i^2} \cdot I_i^2 \geq \frac{1}{2}C_{DSi}V_{DSi}^2
\]  
where \( I_i \) is the primary input current of the power step-up cell and \( C_{DSi} \) is the parasitic capacitor voltage.
Owing to the series connection of the secondary side of high step-up power cells, the leakage inductance can be easily increased for soft switching at the expense of the voltage gain, as presented in (12).

IV. CONTROL STRATEGIES FOR THE PROPOSED CONVERTER

There are two control strategies developed to control the output voltage of the proposed converter: the two-section output voltage control and the module idle control.

A. Two-Section Output Voltage Control

In the proposed converter, the output voltage is built up by connecting several voltage sources in series, similar to Fig. 1(b). Therefore, the total voltage gain is the sum of individual cells. The output voltage of \( m \) cells includes two parts: the output voltage of \( m-1 \) cells, and power cell \( m \) (used for minor adjustment of the output voltage to limit the duty ratio change).

Moreover, the phase-angle shift with respect to the turn-on signal of \( S_1 \) (see Fig. 2) can be employed to adjust the output voltage of each cell. This has two conditions: controllable and uncontrollable, as illustrated in Fig. 4. The output voltage control under \( D \geq 0.5 \) and \( D < 0.5 \) is further presented in Fig. 5. At a shift angle of 180°, the output voltage peaks. In the power cell, the two main switches are usually of 180° shift angle, which is in an uncontrollable range, as shown in Figs. 4 and 5. When all cells use the same duty ratio, the phase-angle shift can be employed to control the converter output voltage.

Fig. 6 illustrates the proposed converter control strategy. \( \Delta V_{\text{ref}} \) is the threshold value of voltage error. For a given voltage error, major and minor adjustments can be decided. If a major adjustment is needed, all the high step-up power cells are involved and a new duty ratio is assigned. In a minor adjustment, only the \( m \)th power cell is involved. If the voltage error is positive, the duty ratio of associated main switches needs to be increased. When the voltage error is negative, the phase-angle shift is employed to control the output voltage.

B. Cell Idle Control

In the proposed topology, power cell idle conditions can be employed to adjust the voltage gain. If the primary main switching devices are idle, the secondary winding inductor changes from an alternating square voltage source to an inductor. Since the secondary windings of the coupled inductor are series connected; the winding inductance of the idle power cell blocks the current, which is generated from other cells. In this paper, a shielding control strategy is developed for idle power cells by controlling the coupled inductor output with reverse polarity. It is needed to send a turn-off signal to the main switching devices and a turn-on signal to the idle power cells, as presented in Fig. 7. The output of \( V_{\text{cell}2} \) is zero during \([t_1-t_2]\) and \([t_3-t_4]\) that ensures the energy flow from \( V_{\text{cell}-1} \) to the load. The
TABLE I

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Modular structure</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Power density</td>
<td>Medium</td>
<td>Low</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td>Stressed devices</td>
<td>No</td>
<td>Transformer</td>
<td>No</td>
<td>Secondary-side diode</td>
</tr>
<tr>
<td>Switching devices voltage stress</td>
<td>(V_{in})</td>
<td>(V_{in})</td>
<td>(V_{in})</td>
<td>(V_{in})</td>
</tr>
<tr>
<td>Expandability</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Soft switching</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Electrical isolation</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Power rating</td>
<td>Low</td>
<td>High</td>
<td>Low</td>
<td>High</td>
</tr>
</tbody>
</table>

In order to study the mechanism of the cell idle mode, the PSIM simulation software is employed to model the converter. In Fig. 9, a two-cell topology is used as an example. The input voltage is 15 V and the turn ratio is 2. One cell is idle and the other cell is operational. The output voltage of the operating cell is 60 V while the peak output voltage of the idle cell is 3 V, which is associated with the leakage inductance.

V. EXPANDABLE CHARACTERISTIC AND PERFORMANCE COMPARISON

The proposed 3DoF topology is flexible and expandable. First, it can combine with the interleaved structure to expand the power level, as shown in Fig. 10. Furthermore, with the development of high voltage silicon carbide (SiC) devices [46], the topology can be applied to HVDC power transmission for offshore wind power. In the simulation, the input voltage is 100 V, converter power is 100 kW, switching frequency is 50 kHz, each winding arm has four cells. Simulation results are shown in Fig. 11. The output voltage reaches 6.35 kV (the voltage gain is 63.5). The voltage stress on the primary switching devices is only 200 V and the peak current is 125 A. Furthermore, more diode bridges and winding arms can be added up for a higher output power.

Currently, the input-parallel output-series structure is widely used to achieve a high voltage output. However, it needs a large number of diodes and capacitors to connect the secondary sides of all cells in series after the rectifier circuit, increasing connection complexity and fault possibilities. Furthermore, the structure cannot be used to achieve a high power output. In this paper, a new solution is to combine with the input-parallel output-series structure, as shown in Fig. 12. In this case, the 3DoF topology can be seen as a cell in the traditional input-parallel output-series topology to build up a high-voltage gain converter. Clearly, the features of interleaved structure and input-parallel output-series structure can be used in the proposed 3DoF to increase both power and voltage, as shown in Fig. 13. Therefore, by introducing a new design freedom, the proposed topology can incorporate features of traditional input-parallel output-series converters to increase voltage (via series-connection) and power (via parallel-connection) to meet the requirements.

VI. EXPERIMENTAL VERIFICATION

A converter with two cells is designed and fabricated to verify the effectiveness of the proposed converter. The system parameters are tabulated in Table II. The coupled inductor is constructed from a Koolmu magnetic core (0077109A7). Table III lists the parameters of four coupled inductors.
Experimental results are presented in Fig. 14 for a 5 V input voltage, 0.5 duty ratio, and 180° shift angle. Fig. 14(a) presents the cell output voltage under normal conditions using the same duty ratio and phase angle shift for cell-1 and cell-2 where each cell generates half of the output voltage. Fig. 14(b) and (c) shows test results for cell-2 idle, without and with the shielding control, respectively. In Fig. 14(b), the input current is limited so that the converter cannot transfer energy to the load. The power generated from the operating module cell is largely absorbed by the idle power cell so that little power is transferred to the load. With the shielding control strategy [see Fig. 14(c)], the energy can be transferred to the secondary side without incurring a voltage drop across the idle windings and the input current increases dramatically. Fig. 14(d) presents the gate signal with the two-section output voltage control where the phase-angle shift control is employed to realize minor voltage adjustment. In cell-1 of Fig. 14(d), S₁ and S₂ are with a 50% duty ratio and an 180° phase angle shift. In cell-2, S₃ and S₄ are with also with a 50% duty ratio but a 150° phase angle shift. Compared with S₁, there is a 30° delay for S₃. S₂ and S₁ have the same phase.
shift angle and their output voltage is 72 V. Fig. 14(e) shows the output voltage of main switch $S_3$ with a shift angle of 30°, 60°, and 90°; the corresponding output voltage are 72, 70, and 67 V, respectively. The output voltage is fairly smooth with the phase-angle control. Fig. 14(f) presents the voltage and current waveforms for the output rectifier diode. Clearly, the rectifier diode reverse-recovery problem is alleviated.

The soft-switching performance of the main switch ($S_1$) and clamping switch ($S_{C1}$) is demonstrated in Fig. 15. Due to the symmetry of the topology, all the switches have the same current and voltage profiles. Experimental results from the load transient tests are shown in Fig. 16. Fig. 16(a) shows the response to a step load change from 44 to 24 Ω and Fig. 16(b), step load increase from 24 to 44 Ω. With the closed-loop control, the output voltage can quickly return to the set voltage, showing excellent robustness of the system. The single cell efficiency, one-cell-operating one-cell-idle efficiency and overall converter efficiency are calculated and presented in Fig. 17. In the power cell idle condition, due to the parasitic resistance in the primary-side capacitors and inductors and secondary winding resistance of the idle cell, the converter efficiency is lower than that for a single cell working condition, but is higher than the two-cell operating condition. By using power cells in an idle mode, the converter can maintain a relatively high efficiency over a wide output power range.

**VII. CONCLUSION**

This paper has presented an ultrahigh step-up dc–dc topology based on a 3DoF topology. Through theoretical analysis and experimental tests, the proposed converter is proven to be advantageous.

1) A 3DoF design is achieved to improve the converter performance. The electrical isolation and modular structure
of high step-up power cells are combined to increase the output voltage.

2) The voltage stress on primary switching devices of the coupled inductors is limited and soft switching of primary-side switches is achieved. The proposed 3DoF converter can use low-voltage power devices to generate a high output voltage. In addition, the reverse-recovery issue with secondary rectifier diodes is also alleviated.

3) The two-section output voltage control and module idle control are developed to improve the controllability of the output voltage and converter efficiency over a wide power range.

In summary, the proposed converter is featured with electrical isolation, modularity, multilevel structure, controllable turns ratio and duty ratio, and flexible control strategies to provide high system performance. The developed techniques can be applied widely to high-voltage and high-power dc systems.

REFERENCES


Weidong Xiao (S’04–M’07–SM’13) received the Master’s and the Ph.D. degrees in electrical engineering from the University of British Columbia, Vancouver, BC, Canada, in 2003 and 2007, respectively.

He is an Associate Professor with the Masdar Institute of Science and Technology, Abu Dhabi, U.A.E. In 2010, he was a Visiting Scholar with the Massachusetts Institute of Technology, Cambridge, USA, where he worked on the power interfaces for photovoltaic (PV) power systems. Prior to the academic career, he was an R&D Engineering Manager with MSR Innovations, Inc., Burnaby, Canada, focusing on integration, research, optimization and design of PV power systems. His research interest includes PV power systems, power electronics, dynamic systems and control, and industry applications.

Dr. Xiao is currently an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.

Jiande Wu received the B.Sc., M.Sc., and Ph.D. degrees in power electronics from the College of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1994, 1997, and 2012, respectively.

Since 1997, he has been a Faculty Member at Zhejiang University, where he is currently an Associate Professor. From October 2013 to October 2014, he was an Academic Visitor at the University of Strathclyde, Glasgow, U.K. His research interests include applications of power electronics and network communication.
Stephen J. Finney received the M.Eng. degree from the Loughborough University of Technology, Loughborough, U.K., in 1988, and the Ph.D. degree from Heriot-Watt University, Edinburgh, U.K., in 1995. For two years, he was with the Electricity Council Research Centre laboratories, Chester, U.K. He is currently a Professor with the University of Strathclyde, Glasgow, U.K. His areas of research interest are HVDC, MMC, renewable generation, and electrical vehicles.

Yuan Li (M’10) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Wuhan University, Wuhan, China, in 2003, 2006, and 2009, respectively. From 2007 to 2009, she was a Visiting Scholar in the Department of Electrical and Computer Engineering, Michigan State University, East Lansing, USA, where she worked on renewable energy interface systems. In 2009, she joined Sichuan University, Chengdu, China, where she is currently an Associate Professor with the Department of Electrical and Information Engineering. She is currently also a Visiting Research Associate at Northeastern University, Boston, MA, USA. Her research interests include Z-source inverters, photovoltaic inverters, power electronics applications in distributed generation and smart grids.

Dr. Li is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS.