Via hole addressed TFT and process for large-area a-Si:H electronics

Helena Gleskova, S. Wagner, D. Shen

Research output: Chapter in Book/Report/Conference proceedingConference contribution book


We demonstrate a new technology for RC gate delay reduction, by fabricating an array of amorphous silicon thin-film transistors (a-Si:H TFTs) on a thin glass substrate provided with via holes. AU gates are connected through via holes to a metal line that is run on the back side of the substrate. We opened via holes with a diameter of 35 to 50 mu m in 50 mu m glass foil. For the first time, all TFT pattern definition steps used a process which employs electrophotographic toner masks.
Original languageEnglish
Title of host publicationAmorphous and Microcrystalline Silicon Technology - 1997
EditorsS. Wagner, M. Hack, E. A. Schiff, R. Schropp, I. Shimizu
Number of pages6
Publication statusPublished - 1997
EventSymposium on Amorphous and Microcrystalline Silicon Technology - San Francisco, United States
Duration: 31 Mar 19974 Apr 1997

Publication series

NameMRS Symposium Proceedings
PublisherMaterials Research Society


ConferenceSymposium on Amorphous and Microcrystalline Silicon Technology
Country/TerritoryUnited States
CitySan Francisco


  • RC gate delay reduction
  • amorphous silicon
  • thin-film transistors
  • thin glass substrate


Dive into the research topics of 'Via hole addressed TFT and process for large-area a-Si:H electronics'. Together they form a unique fingerprint.

Cite this