Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture

M. McKenny, J. Dines, D.A. Harle

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

4 Citations (Scopus)

Abstract

RapidIO(TM) is a pseudo-serial, source-synchronous, point-to-point interconnect which enables reliable, high-speed intra-system communication. The RapidIO physical layer utilises Low-Voltage Differential Signaling (LVDS) pairs that interconnect RapidIO link partners belonging to end-points or central switch fabrics. The following is an investigation into the performance of the RapidIO architecture when deployed as the interconnection between the components of a generic switch device. A discrete event simulation model of such a system has been developed enabling various compositions of traffic to be offered to the device. Extensive simulations have enabled a quantitative analysis of various performance metrics that indicate how the device deals with various classes of traffic under saturating and non-saturating aggregate traffic loads. The results therefore provide an insight into the general performance capabilities of the RapidIO architecture as a transport protocol as well as outlining some specific issues regarding implementing RapidIO to interconnect components of a generic switch device
LanguageEnglish
Title of host publicationICON 2003
Subtitle of host publicationinternational conference on networks
Place of PublicationNew York
PublisherIEEE
Pages39-44
Number of pages6
ISBN (Print)0780377885
DOIs
Publication statusPublished - 2003
Event11th IEEE International Conference on Networks - Sydney, Australia
Duration: 28 Sep 20031 Oct 2003

Conference

Conference11th IEEE International Conference on Networks
Abbreviated titleICON 2003
CountryAustralia
CitySydney
Period28/09/031/10/03

Fingerprint

Switches
Discrete event simulation
Chemical analysis
Communication
Electric potential

Keywords

  • transporting
  • multiple classes
  • traffic
  • generic routing device
  • investigation
  • performance
  • rapidIO
  • interconnect architecture

Cite this

@inproceedings{bd12a9e7f9b44d6bbc477a255b0ed66f,
title = "Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture",
abstract = "RapidIO(TM) is a pseudo-serial, source-synchronous, point-to-point interconnect which enables reliable, high-speed intra-system communication. The RapidIO physical layer utilises Low-Voltage Differential Signaling (LVDS) pairs that interconnect RapidIO link partners belonging to end-points or central switch fabrics. The following is an investigation into the performance of the RapidIO architecture when deployed as the interconnection between the components of a generic switch device. A discrete event simulation model of such a system has been developed enabling various compositions of traffic to be offered to the device. Extensive simulations have enabled a quantitative analysis of various performance metrics that indicate how the device deals with various classes of traffic under saturating and non-saturating aggregate traffic loads. The results therefore provide an insight into the general performance capabilities of the RapidIO architecture as a transport protocol as well as outlining some specific issues regarding implementing RapidIO to interconnect components of a generic switch device",
keywords = "transporting, multiple classes, traffic, generic routing device, investigation, performance, rapidIO, interconnect architecture",
author = "M. McKenny and J. Dines and D.A. Harle",
year = "2003",
doi = "10.1109/ICON.2003.1266164",
language = "English",
isbn = "0780377885",
pages = "39--44",
booktitle = "ICON 2003",
publisher = "IEEE",

}

McKenny, M, Dines, J & Harle, DA 2003, Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture. in ICON 2003: international conference on networks. IEEE, New York, pp. 39-44, 11th IEEE International Conference on Networks, Sydney, Australia, 28/09/03. https://doi.org/10.1109/ICON.2003.1266164

Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture. / McKenny, M.; Dines, J.; Harle, D.A.

ICON 2003: international conference on networks. New York : IEEE, 2003. p. 39-44.

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

TY - GEN

T1 - Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture

AU - McKenny, M.

AU - Dines, J.

AU - Harle, D.A.

PY - 2003

Y1 - 2003

N2 - RapidIO(TM) is a pseudo-serial, source-synchronous, point-to-point interconnect which enables reliable, high-speed intra-system communication. The RapidIO physical layer utilises Low-Voltage Differential Signaling (LVDS) pairs that interconnect RapidIO link partners belonging to end-points or central switch fabrics. The following is an investigation into the performance of the RapidIO architecture when deployed as the interconnection between the components of a generic switch device. A discrete event simulation model of such a system has been developed enabling various compositions of traffic to be offered to the device. Extensive simulations have enabled a quantitative analysis of various performance metrics that indicate how the device deals with various classes of traffic under saturating and non-saturating aggregate traffic loads. The results therefore provide an insight into the general performance capabilities of the RapidIO architecture as a transport protocol as well as outlining some specific issues regarding implementing RapidIO to interconnect components of a generic switch device

AB - RapidIO(TM) is a pseudo-serial, source-synchronous, point-to-point interconnect which enables reliable, high-speed intra-system communication. The RapidIO physical layer utilises Low-Voltage Differential Signaling (LVDS) pairs that interconnect RapidIO link partners belonging to end-points or central switch fabrics. The following is an investigation into the performance of the RapidIO architecture when deployed as the interconnection between the components of a generic switch device. A discrete event simulation model of such a system has been developed enabling various compositions of traffic to be offered to the device. Extensive simulations have enabled a quantitative analysis of various performance metrics that indicate how the device deals with various classes of traffic under saturating and non-saturating aggregate traffic loads. The results therefore provide an insight into the general performance capabilities of the RapidIO architecture as a transport protocol as well as outlining some specific issues regarding implementing RapidIO to interconnect components of a generic switch device

KW - transporting

KW - multiple classes

KW - traffic

KW - generic routing device

KW - investigation

KW - performance

KW - rapidIO

KW - interconnect architecture

UR - http://www.icon2003.com/

U2 - 10.1109/ICON.2003.1266164

DO - 10.1109/ICON.2003.1266164

M3 - Conference contribution book

SN - 0780377885

SP - 39

EP - 44

BT - ICON 2003

PB - IEEE

CY - New York

ER -