Timing verification of dynamically reconfigurable logic for Xilinx Virtex FPGA series

I. Robertson, J. Irvine, P. Lysaght, D. Robinson

Research output: Contribution to conferencePaper

48 Downloads (Pure)

Fingerprint

Dive into the research topics of 'Timing verification of dynamically reconfigurable logic for Xilinx Virtex FPGA series'. Together they form a unique fingerprint.

Engineering & Materials Science