Abstract
Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).
Original language | English |
---|---|
Title of host publication | Proceedings of the 2011 IEEE Electric Ship Technologies Symposium (ESTS) |
Publisher | IEEE |
Pages | 213-218 |
Number of pages | 6 |
ISBN (Print) | 9781424492725 |
DOIs | |
Publication status | Published - Apr 2011 |
Event | 2011 IEEE Electric Ship Technologies Symposium (ESTS) - Rugby, United Kingdom Duration: 10 Apr 2011 → 13 Apr 2011 |
Conference
Conference | 2011 IEEE Electric Ship Technologies Symposium (ESTS) |
---|---|
Country/Territory | United Kingdom |
City | Rugby |
Period | 10/04/11 → 13/04/11 |
Keywords
- propulsion
- real time systems
- software
- hardware
- transient analysis
Fingerprint
Dive into the research topics of 'The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms'. Together they form a unique fingerprint.Equipment
-
Dynamic Power Systems Laboratory
Burt, G. (Manager)
Electronic And Electrical EngineeringFacility/equipment: Facility