The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms

S. Loddick, U. Mupambireyi, S. Blair, C. Booth, X. Li, Andrew J. Roscoe, K. Daffey, L.J.W. Rn

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

Abstract

Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).

LanguageEnglish
Title of host publicationPower electronics and applications (EPE 2011)
Subtitle of host publicationproceedings of the 14th european conference
Place of PublicationNew York
PublisherIEEE
Pages1-10
Number of pages10
ISBN (Print)9781612841670
Publication statusPublished - 1 Sep 2011
Event2011 14th European Conference on Power Electronics and Applications, EPE 2011 - Birmingham, United Kingdom
Duration: 30 Aug 20111 Sep 2011

Conference

Conference2011 14th European Conference on Power Electronics and Applications, EPE 2011
Abbreviated titleEPE 2011
CountryUnited Kingdom
CityBirmingham
Period30/08/111/09/11

Fingerprint

Hardware
Test facilities
Power electronics
Ships

Keywords

  • propulsion
  • real time systems
  • software
  • hardware in the loop
  • transient analysis
  • commutation
  • hardware
  • stators

Cite this

Loddick, S., Mupambireyi, U., Blair, S., Booth, C., Li, X., Roscoe, A. J., ... Rn, L. J. W. (2011). The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. In Power electronics and applications (EPE 2011): proceedings of the 14th european conference (pp. 1-10). New York: IEEE.
Loddick, S. ; Mupambireyi, U. ; Blair, S. ; Booth, C. ; Li, X. ; Roscoe, Andrew J. ; Daffey, K. ; Rn, L.J.W. / The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. Power electronics and applications (EPE 2011): proceedings of the 14th european conference . New York : IEEE, 2011. pp. 1-10
@inproceedings{bdcc63f0ea3b447bb20aa72ef7b51b4c,
title = "The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms",
abstract = "Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).",
keywords = "propulsion, real time systems, software, hardware in the loop, transient analysis, commutation, hardware, stators",
author = "S. Loddick and U. Mupambireyi and S. Blair and C. Booth and X. Li and Roscoe, {Andrew J.} and K. Daffey and L.J.W. Rn",
year = "2011",
month = "9",
day = "1",
language = "English",
isbn = "9781612841670",
pages = "1--10",
booktitle = "Power electronics and applications (EPE 2011)",
publisher = "IEEE",

}

Loddick, S, Mupambireyi, U, Blair, S, Booth, C, Li, X, Roscoe, AJ, Daffey, K & Rn, LJW 2011, The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. in Power electronics and applications (EPE 2011): proceedings of the 14th european conference . IEEE, New York, pp. 1-10, 2011 14th European Conference on Power Electronics and Applications, EPE 2011, Birmingham, United Kingdom, 30/08/11.

The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. / Loddick, S.; Mupambireyi, U.; Blair, S.; Booth, C.; Li, X.; Roscoe, Andrew J.; Daffey, K.; Rn, L.J.W.

Power electronics and applications (EPE 2011): proceedings of the 14th european conference . New York : IEEE, 2011. p. 1-10.

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

TY - GEN

T1 - The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms

AU - Loddick, S.

AU - Mupambireyi, U.

AU - Blair, S.

AU - Booth, C.

AU - Li, X.

AU - Roscoe, Andrew J.

AU - Daffey, K.

AU - Rn, L.J.W.

PY - 2011/9/1

Y1 - 2011/9/1

N2 - Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).

AB - Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).

KW - propulsion

KW - real time systems

KW - software

KW - hardware in the loop

KW - transient analysis

KW - commutation

KW - hardware

KW - stators

UR - http://ieeexplore.ieee.org/search/srchabstract.jsp?tp=&arnumber=6020339&queryText%3Dreal+time+digital+simulation+and+hardware%26openedRefinements%3D*%26filter%3DAND%28NOT%284283010803%29%29%26searchField%3DSearch+All

M3 - Conference contribution book

SN - 9781612841670

SP - 1

EP - 10

BT - Power electronics and applications (EPE 2011)

PB - IEEE

CY - New York

ER -

Loddick S, Mupambireyi U, Blair S, Booth C, Li X, Roscoe AJ et al. The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. In Power electronics and applications (EPE 2011): proceedings of the 14th european conference . New York: IEEE. 2011. p. 1-10