Reconfigurable FPGAs for data compression in ultrasonic non-destructive testing

David J. Darlington, Douglas R. Campbell, David Lines

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Ultrasonic imaging techniques are long established in the medical field, but have not found the same level of acceptance in non-destructive testing (NDT). Operators of NDT equipment are less comfortable using 2D images despite the easier flaw characterisation which they permit. However, where the specific requirement is rapid inspection of large areas, the generation of a cross-sectional image in real time can deliver a benefit by reducing inspection time. The DSL Flaw Imager, which was developed using medical application techniques, has found a use in this field, but to address a potentially larger market the size, weight and cost of the instrument must be reduced. This can be achieved by the use of reconfigurable computing elements to implement the essential data compression. Reconfigurable computing features field programmable gate arrays (FPGAs) performing a variety of operations in hardware, the control program being executed on a microprocessor. This reconfigurability provides an advantage, in that sections can be powered down when not in use, or a new configuration program introduced to implement analysis algorithms. More vital to this work is the fast microprocessor interface of one implementation of this emerging technology, the Xilinx XC6200 reconfigure development system, which allows the reconfigurable unit to interface with a controlling PC while still operating at the high processing speeds required. An end user's perspective is offered on practical experience with this system for the described application.

LanguageEnglish
Pages2/1-2/4
JournalIEE Colloquium (Digest)
Issue number301
Publication statusPublished - 1 Dec 1997

Fingerprint

Data compression
Nondestructive examination
Field programmable gate arrays (FPGA)
Microprocessor chips
Inspection
Ultrasonics
DSL
Ultrasonic imaging
Defects
Medical applications
Image sensors
Hardware
Imaging techniques
Processing
Costs

Cite this

Darlington, David J. ; Campbell, Douglas R. ; Lines, David. / Reconfigurable FPGAs for data compression in ultrasonic non-destructive testing. In: IEE Colloquium (Digest). 1997 ; No. 301. pp. 2/1-2/4.
@article{7d1612f8b6c248d69179324f5b1e55d2,
title = "Reconfigurable FPGAs for data compression in ultrasonic non-destructive testing",
abstract = "Ultrasonic imaging techniques are long established in the medical field, but have not found the same level of acceptance in non-destructive testing (NDT). Operators of NDT equipment are less comfortable using 2D images despite the easier flaw characterisation which they permit. However, where the specific requirement is rapid inspection of large areas, the generation of a cross-sectional image in real time can deliver a benefit by reducing inspection time. The DSL Flaw Imager, which was developed using medical application techniques, has found a use in this field, but to address a potentially larger market the size, weight and cost of the instrument must be reduced. This can be achieved by the use of reconfigurable computing elements to implement the essential data compression. Reconfigurable computing features field programmable gate arrays (FPGAs) performing a variety of operations in hardware, the control program being executed on a microprocessor. This reconfigurability provides an advantage, in that sections can be powered down when not in use, or a new configuration program introduced to implement analysis algorithms. More vital to this work is the fast microprocessor interface of one implementation of this emerging technology, the Xilinx XC6200 reconfigure development system, which allows the reconfigurable unit to interface with a controlling PC while still operating at the high processing speeds required. An end user's perspective is offered on practical experience with this system for the described application.",
author = "Darlington, {David J.} and Campbell, {Douglas R.} and David Lines",
year = "1997",
month = "12",
day = "1",
language = "English",
pages = "2/1--2/4",
journal = "IEE Colloquium (Digest)",
issn = "0963-3308",
publisher = "Institute of Electrical Engineers",
number = "301",

}

Reconfigurable FPGAs for data compression in ultrasonic non-destructive testing. / Darlington, David J.; Campbell, Douglas R.; Lines, David.

In: IEE Colloquium (Digest), No. 301, 01.12.1997, p. 2/1-2/4.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Reconfigurable FPGAs for data compression in ultrasonic non-destructive testing

AU - Darlington, David J.

AU - Campbell, Douglas R.

AU - Lines, David

PY - 1997/12/1

Y1 - 1997/12/1

N2 - Ultrasonic imaging techniques are long established in the medical field, but have not found the same level of acceptance in non-destructive testing (NDT). Operators of NDT equipment are less comfortable using 2D images despite the easier flaw characterisation which they permit. However, where the specific requirement is rapid inspection of large areas, the generation of a cross-sectional image in real time can deliver a benefit by reducing inspection time. The DSL Flaw Imager, which was developed using medical application techniques, has found a use in this field, but to address a potentially larger market the size, weight and cost of the instrument must be reduced. This can be achieved by the use of reconfigurable computing elements to implement the essential data compression. Reconfigurable computing features field programmable gate arrays (FPGAs) performing a variety of operations in hardware, the control program being executed on a microprocessor. This reconfigurability provides an advantage, in that sections can be powered down when not in use, or a new configuration program introduced to implement analysis algorithms. More vital to this work is the fast microprocessor interface of one implementation of this emerging technology, the Xilinx XC6200 reconfigure development system, which allows the reconfigurable unit to interface with a controlling PC while still operating at the high processing speeds required. An end user's perspective is offered on practical experience with this system for the described application.

AB - Ultrasonic imaging techniques are long established in the medical field, but have not found the same level of acceptance in non-destructive testing (NDT). Operators of NDT equipment are less comfortable using 2D images despite the easier flaw characterisation which they permit. However, where the specific requirement is rapid inspection of large areas, the generation of a cross-sectional image in real time can deliver a benefit by reducing inspection time. The DSL Flaw Imager, which was developed using medical application techniques, has found a use in this field, but to address a potentially larger market the size, weight and cost of the instrument must be reduced. This can be achieved by the use of reconfigurable computing elements to implement the essential data compression. Reconfigurable computing features field programmable gate arrays (FPGAs) performing a variety of operations in hardware, the control program being executed on a microprocessor. This reconfigurability provides an advantage, in that sections can be powered down when not in use, or a new configuration program introduced to implement analysis algorithms. More vital to this work is the fast microprocessor interface of one implementation of this emerging technology, the Xilinx XC6200 reconfigure development system, which allows the reconfigurable unit to interface with a controlling PC while still operating at the high processing speeds required. An end user's perspective is offered on practical experience with this system for the described application.

UR - http://www.scopus.com/inward/record.url?scp=0031221219&partnerID=8YFLogxK

M3 - Article

SP - 2/1-2/4

JO - IEE Colloquium (Digest)

T2 - IEE Colloquium (Digest)

JF - IEE Colloquium (Digest)

SN - 0963-3308

IS - 301

ER -