Real-time control systems design using a high speed rapid response systolic array

E. Rogers, Y. Li

Research output: Contribution to journalArticle

Abstract

Systolic/wavefront array architectures for real-time digital control system design are considered. Described is the development of word-level systolic and wavefront architectures for recursive filtering and on-line feedback control schemes. Each of these arrays uses only one type of cell and has the same array configuration. These offer a word-level shortest processing delay (or system latency) of one cycle, while retaining a very high throughput rate, and hence are applicable to real-time feedback control engineering problems.

LanguageEnglish
Pages947-949
Number of pages3
JournalProceedings of the IEEE Conference on Decision and Control
Volume2
DOIs
Publication statusPublished - 5 Dec 1990

Fingerprint

Systolic Array
Systolic arrays
Control System Design
Real time control
Wavefronts
Feedback control
High Speed
Systems analysis
Real-time
Control systems
Digital control systems
Wave Front
Feedback Control
Digital Control
Throughput
High Throughput
Latency
Filtering
Processing
Engineering

Keywords

  • control system CAD
  • digital control
  • feedback
  • systolic arrays

Cite this

@article{5411f827c80748a19fc86678eeb633ce,
title = "Real-time control systems design using a high speed rapid response systolic array",
abstract = "Systolic/wavefront array architectures for real-time digital control system design are considered. Described is the development of word-level systolic and wavefront architectures for recursive filtering and on-line feedback control schemes. Each of these arrays uses only one type of cell and has the same array configuration. These offer a word-level shortest processing delay (or system latency) of one cycle, while retaining a very high throughput rate, and hence are applicable to real-time feedback control engineering problems.",
keywords = "control system CAD, digital control, feedback, systolic arrays",
author = "E. Rogers and Y. Li",
year = "1990",
month = "12",
day = "5",
doi = "10.1109/CDC.1990.203730",
language = "English",
volume = "2",
pages = "947--949",

}

Real-time control systems design using a high speed rapid response systolic array. / Rogers, E.; Li, Y.

Vol. 2, 05.12.1990, p. 947-949.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Real-time control systems design using a high speed rapid response systolic array

AU - Rogers, E.

AU - Li, Y.

PY - 1990/12/5

Y1 - 1990/12/5

N2 - Systolic/wavefront array architectures for real-time digital control system design are considered. Described is the development of word-level systolic and wavefront architectures for recursive filtering and on-line feedback control schemes. Each of these arrays uses only one type of cell and has the same array configuration. These offer a word-level shortest processing delay (or system latency) of one cycle, while retaining a very high throughput rate, and hence are applicable to real-time feedback control engineering problems.

AB - Systolic/wavefront array architectures for real-time digital control system design are considered. Described is the development of word-level systolic and wavefront architectures for recursive filtering and on-line feedback control schemes. Each of these arrays uses only one type of cell and has the same array configuration. These offer a word-level shortest processing delay (or system latency) of one cycle, while retaining a very high throughput rate, and hence are applicable to real-time feedback control engineering problems.

KW - control system CAD

KW - digital control

KW - feedback

KW - systolic arrays

UR - http://www.scopus.com/inward/record.url?scp=0025559797&partnerID=8YFLogxK

U2 - 10.1109/CDC.1990.203730

DO - 10.1109/CDC.1990.203730

M3 - Article

VL - 2

SP - 947

EP - 949

ER -