Rapid prototyping of a test harness for forward error correcting codes

James Irvine, E. Brown, W. Wilkie

Research output: Contribution to conferencePaper

Abstract

This paper presents a design flow for the rapid prototyping of forward error correction (FEC) systems in the Xilinx System Generator tool. In this instance two FEC systems were tested, both Turbo codec's. One was designed to comply with the UMTS standard, the other was designed to comply with the cdma2000 standard. The target hardware for this system is a Field Programmable Gate Array (FPGA). The System Generator tool and the cdma2000 Turbo code standard are discussed. A description of the implemented test harness is given along with simulation results and a comparison of simulation times for both hardware and software implementations of the system.

Conference

ConferenceFPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
CountryUnited States
CityMonterey, CA
Period20/02/0522/02/05

Fingerprint

3G mobile communication systems
Rapid prototyping
Forward error correction
Hardware
Turbo codes
Field programmable gate arrays (FPGA)

Keywords

  • rapid prototyping
  • test harness
  • forward error correcting codes
  • forward error correction (FEC) systems
  • Field Programmable Gate Array (FPGA)
  • system generator tool

Cite this

Irvine, J., Brown, E., & Wilkie, W. (2005). Rapid prototyping of a test harness for forward error correcting codes. 276-276. Paper presented at FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , Monterey, CA, United States. https://doi.org/10.1145/1046192.1046258
Irvine, James ; Brown, E. ; Wilkie, W. / Rapid prototyping of a test harness for forward error correcting codes. Paper presented at FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , Monterey, CA, United States.1 p.
@conference{493fc34b64e54a9d991632e3c57ca3bf,
title = "Rapid prototyping of a test harness for forward error correcting codes",
abstract = "This paper presents a design flow for the rapid prototyping of forward error correction (FEC) systems in the Xilinx System Generator tool. In this instance two FEC systems were tested, both Turbo codec's. One was designed to comply with the UMTS standard, the other was designed to comply with the cdma2000 standard. The target hardware for this system is a Field Programmable Gate Array (FPGA). The System Generator tool and the cdma2000 Turbo code standard are discussed. A description of the implemented test harness is given along with simulation results and a comparison of simulation times for both hardware and software implementations of the system.",
keywords = "rapid prototyping, test harness, forward error correcting codes, forward error correction (FEC) systems, Field Programmable Gate Array (FPGA) , system generator tool",
author = "James Irvine and E. Brown and W. Wilkie",
note = "Published in: Proceeding FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays ISBN:1-59593-029-9 ; FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays ; Conference date: 20-02-2005 Through 22-02-2005",
year = "2005",
doi = "10.1145/1046192.1046258",
language = "English",
pages = "276--276",

}

Irvine, J, Brown, E & Wilkie, W 2005, 'Rapid prototyping of a test harness for forward error correcting codes' Paper presented at FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , Monterey, CA, United States, 20/02/05 - 22/02/05, pp. 276-276. https://doi.org/10.1145/1046192.1046258

Rapid prototyping of a test harness for forward error correcting codes. / Irvine, James; Brown, E.; Wilkie, W.

2005. 276-276 Paper presented at FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , Monterey, CA, United States.

Research output: Contribution to conferencePaper

TY - CONF

T1 - Rapid prototyping of a test harness for forward error correcting codes

AU - Irvine, James

AU - Brown, E.

AU - Wilkie, W.

N1 - Published in: Proceeding FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays ISBN:1-59593-029-9

PY - 2005

Y1 - 2005

N2 - This paper presents a design flow for the rapid prototyping of forward error correction (FEC) systems in the Xilinx System Generator tool. In this instance two FEC systems were tested, both Turbo codec's. One was designed to comply with the UMTS standard, the other was designed to comply with the cdma2000 standard. The target hardware for this system is a Field Programmable Gate Array (FPGA). The System Generator tool and the cdma2000 Turbo code standard are discussed. A description of the implemented test harness is given along with simulation results and a comparison of simulation times for both hardware and software implementations of the system.

AB - This paper presents a design flow for the rapid prototyping of forward error correction (FEC) systems in the Xilinx System Generator tool. In this instance two FEC systems were tested, both Turbo codec's. One was designed to comply with the UMTS standard, the other was designed to comply with the cdma2000 standard. The target hardware for this system is a Field Programmable Gate Array (FPGA). The System Generator tool and the cdma2000 Turbo code standard are discussed. A description of the implemented test harness is given along with simulation results and a comparison of simulation times for both hardware and software implementations of the system.

KW - rapid prototyping

KW - test harness

KW - forward error correcting codes

KW - forward error correction (FEC) systems

KW - Field Programmable Gate Array (FPGA)

KW - system generator tool

UR - http://portal.acm.org/citation.cfm?id=1046258

U2 - 10.1145/1046192.1046258

DO - 10.1145/1046192.1046258

M3 - Paper

SP - 276

EP - 276

ER -

Irvine J, Brown E, Wilkie W. Rapid prototyping of a test harness for forward error correcting codes. 2005. Paper presented at FPGA '05 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , Monterey, CA, United States. https://doi.org/10.1145/1046192.1046258