Rapid prototyping - area efficient FIR filters for high speed FPGA implementation

K.N. MacPherson, R.W. Stewart

Research output: Contribution to journalArticle

29 Citations (Scopus)

Abstract

A new algorithm that synthesises multiplier blocks with low hardware requirement suitable for implementation as part of full-parallel finite impulse response (FIR) filters is presented. Although the techniques in use are applicable to implementation on application-specific integrated circuit (ASIC) and Structured ASIC technologies, analysis is performed using field programmable gate array (FPGA) hardware. Fully pipelined, full-parallel transposed-form FIR filters with multiplier block were generated using the new and previous algorithms, implemented on an FPGA target and the results compared. Previous research in this field has concentrated on minimising multiplier block adder cost but the results presented here demonstrate that this optimisation goal does not minimise FPGA hardware. Minimising multiplier block logic depth and pipeline registers is shown to have the greatest influence in reducing FPGA area cost. In addition to providing lower area solutions than existing algorithms, comparisons with equivalent filters generated using the distributed arithmetic technique demonstrate further area advantages of the new algorithm.
LanguageEnglish
Pages711-720
Number of pages9
JournalIEE Proceedings Vision Image and Signal Processing
Volume153
Issue number6
DOIs
Publication statusPublished - 2006

Fingerprint

FIR filters
Rapid prototyping
Field programmable gate arrays (FPGA)
Application specific integrated circuits
Hardware
Adders
Costs
Pipelines

Keywords

  • FIR filters
  • impulse response filters
  • array hardware
  • arithmetic technique
  • power systems
  • electrical engineering

Cite this

@article{9e96dc7673a34d2585314b37662775c3,
title = "Rapid prototyping - area efficient FIR filters for high speed FPGA implementation",
abstract = "A new algorithm that synthesises multiplier blocks with low hardware requirement suitable for implementation as part of full-parallel finite impulse response (FIR) filters is presented. Although the techniques in use are applicable to implementation on application-specific integrated circuit (ASIC) and Structured ASIC technologies, analysis is performed using field programmable gate array (FPGA) hardware. Fully pipelined, full-parallel transposed-form FIR filters with multiplier block were generated using the new and previous algorithms, implemented on an FPGA target and the results compared. Previous research in this field has concentrated on minimising multiplier block adder cost but the results presented here demonstrate that this optimisation goal does not minimise FPGA hardware. Minimising multiplier block logic depth and pipeline registers is shown to have the greatest influence in reducing FPGA area cost. In addition to providing lower area solutions than existing algorithms, comparisons with equivalent filters generated using the distributed arithmetic technique demonstrate further area advantages of the new algorithm.",
keywords = "FIR filters, impulse response filters, array hardware, arithmetic technique, power systems, electrical engineering",
author = "K.N. MacPherson and R.W. Stewart",
year = "2006",
doi = "10.1049/ip-vis:20045133",
language = "English",
volume = "153",
pages = "711--720",
journal = "IEE Proceedings Vision Image and Signal Processing",
issn = "1350-245X",
publisher = "Institute of Electrical Engineers",
number = "6",

}

Rapid prototyping - area efficient FIR filters for high speed FPGA implementation. / MacPherson, K.N.; Stewart, R.W.

In: IEE Proceedings Vision Image and Signal Processing, Vol. 153, No. 6, 2006, p. 711-720.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Rapid prototyping - area efficient FIR filters for high speed FPGA implementation

AU - MacPherson, K.N.

AU - Stewart, R.W.

PY - 2006

Y1 - 2006

N2 - A new algorithm that synthesises multiplier blocks with low hardware requirement suitable for implementation as part of full-parallel finite impulse response (FIR) filters is presented. Although the techniques in use are applicable to implementation on application-specific integrated circuit (ASIC) and Structured ASIC technologies, analysis is performed using field programmable gate array (FPGA) hardware. Fully pipelined, full-parallel transposed-form FIR filters with multiplier block were generated using the new and previous algorithms, implemented on an FPGA target and the results compared. Previous research in this field has concentrated on minimising multiplier block adder cost but the results presented here demonstrate that this optimisation goal does not minimise FPGA hardware. Minimising multiplier block logic depth and pipeline registers is shown to have the greatest influence in reducing FPGA area cost. In addition to providing lower area solutions than existing algorithms, comparisons with equivalent filters generated using the distributed arithmetic technique demonstrate further area advantages of the new algorithm.

AB - A new algorithm that synthesises multiplier blocks with low hardware requirement suitable for implementation as part of full-parallel finite impulse response (FIR) filters is presented. Although the techniques in use are applicable to implementation on application-specific integrated circuit (ASIC) and Structured ASIC technologies, analysis is performed using field programmable gate array (FPGA) hardware. Fully pipelined, full-parallel transposed-form FIR filters with multiplier block were generated using the new and previous algorithms, implemented on an FPGA target and the results compared. Previous research in this field has concentrated on minimising multiplier block adder cost but the results presented here demonstrate that this optimisation goal does not minimise FPGA hardware. Minimising multiplier block logic depth and pipeline registers is shown to have the greatest influence in reducing FPGA area cost. In addition to providing lower area solutions than existing algorithms, comparisons with equivalent filters generated using the distributed arithmetic technique demonstrate further area advantages of the new algorithm.

KW - FIR filters

KW - impulse response filters

KW - array hardware

KW - arithmetic technique

KW - power systems

KW - electrical engineering

UR - http://dx.doi.org/10.1049/ip-vis:20045133

U2 - 10.1049/ip-vis:20045133

DO - 10.1049/ip-vis:20045133

M3 - Article

VL - 153

SP - 711

EP - 720

JO - IEE Proceedings Vision Image and Signal Processing

T2 - IEE Proceedings Vision Image and Signal Processing

JF - IEE Proceedings Vision Image and Signal Processing

SN - 1350-245X

IS - 6

ER -