Non-uniform wordlength delay lines for FIR filters

G. Bolton, R.W. Stewart

Research output: Contribution to conferencePaper

23 Downloads (Pure)

Abstract

When FIR filters are designed floating point arithmetic is generally used. However when implemented on hardware such as ASICs, fixed point arithmetic must be used to minimise cost and power requirements. Research to minimise hardware costs has mainly focused on the quantization effects of fixed point wordlengths for the coefficients, multipliers and adders of FIR filters, but with the actual data delays assigned a uniform wordlength and essentially not optimised. This paper proposes that the wordlengths of the delay line can be non-uniform with a minimal increase in quantization noise for parallel implementation of FIR filters
where there are differences in the magnitudes of the coefficients. A non-uniform delay line allows hardware savings in terms of delay register wordlengths, delay signal wordlengths and multiplier wordlengths. Results for an FIR design are presented which demonstrate the hardware savingswhen using a non-uniform wordlength delay line
Original languageEnglish
Pages1003
Number of pages1006
Publication statusPublished - Aug 2009
Event17th European Signal Processing Conference - Glasgow, Scotland
Duration: 24 Aug 200928 Aug 2009

Conference

Conference17th European Signal Processing Conference
CityGlasgow, Scotland
Period24/08/0928/08/09

Keywords

  • FIR filters
  • FFC algorithm
  • floating point to fixed point conversion
  • FFC
  • algorithm
  • dsp system

Fingerprint Dive into the research topics of 'Non-uniform wordlength delay lines for FIR filters'. Together they form a unique fingerprint.

Cite this