Modeling of gate line delay in very large active matrix liquid crystal displays

Q. Zhang, D. Shen, Helena Gleskova, S. Wagner

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

With standard inverted-staggered amorphous silicon based TFT's, the size of active matrix liquid crystal displays is restricted by the RC time constant of the gate conductor. This RC delay can be reduced considerably by connecting the gate line through via holes to a bus run on the back side of the substrate. We use the SPICE model to examine the relationship between the RC delay and all important circuit parameters. The results show that with a low-resistance back line and only a few via holes per line, the delay can be reduced by nearly a factor of ten.
Original languageEnglish
Pages (from-to)343-345
Number of pages3
JournalIEEE Transactions on Electron Devices
Volume45
Issue number1
DOIs
Publication statusPublished - 1998

    Fingerprint

Keywords

  • voltage
  • active matrix liquid crystal displays
  • amorphous silicon ,
  • conductors
  • delay effects
  • delay lines
  • joining processes
  • power transmission lines

Cite this