Implementing the VSIPL API on reconfigurable computers

R. Bruce, M. Devlin, S. Marshall

Research output: Contribution to conferencePaper

Abstract

FPGA-based reconfigurable computers have widely recognised performance advantages over microprocessor-based systems. One of the greatest impediments to their widespread deployment has been the difficulty inherent in their programming. The authors have looked at the viability of implementing the basic functions of the Vector, Signal, and Image-Processing Library (VSIPL) standard API using reconfigurable computers as the principal compute element. Ideally, such an implementation would offer significant abstraction from the complexities of FPGA design and would allow for high design productivity. Several factors make this impractical in the short term as a path to high-performance reconfigurable computing. In order to maintain standards compliance to VSIPL, performance must be sacrificed. Problems include: the high function-call overheads of FPGA functions; the complexities and overheads of data transfer between the differing memory structures of FPGA and CPU-based systems; the lack of suitable building-block IP to reduce the implementation and verification workload is also an obstacle. The focus of the work has shifted to providing a low-level library of floating-point math functions, analogous to ANSI C’s math.h library. This library can both act as a building block for future implementations of APIs like VSIPL and as a enabler to high-level languages that target FPGAs.

Conference

Conference9th Annual International MAPLD Conference
CountryUnited States
CityWashington, D.C.
Period26/09/0628/09/08

Fingerprint

Application programming interfaces (API)
Signal processing
Image processing
Field programmable gate arrays (FPGA)
High level languages
Data transfer
Program processors
Microprocessor chips
Computer systems
Productivity
Data storage equipment

Keywords

  • field-programmable gate arrays,
  • floating-point arithmetic
  • Reconfigurable architectures

Cite this

Bruce, R., Devlin, M., & Marshall, S. (2006). Implementing the VSIPL API on reconfigurable computers. Paper presented at 9th Annual International MAPLD Conference, Washington, D.C., United States.
Bruce, R. ; Devlin, M. ; Marshall, S. / Implementing the VSIPL API on reconfigurable computers. Paper presented at 9th Annual International MAPLD Conference, Washington, D.C., United States.6 p.
@conference{0f35cb12d8784ce8a9c530a1a044afde,
title = "Implementing the VSIPL API on reconfigurable computers",
abstract = "FPGA-based reconfigurable computers have widely recognised performance advantages over microprocessor-based systems. One of the greatest impediments to their widespread deployment has been the difficulty inherent in their programming. The authors have looked at the viability of implementing the basic functions of the Vector, Signal, and Image-Processing Library (VSIPL) standard API using reconfigurable computers as the principal compute element. Ideally, such an implementation would offer significant abstraction from the complexities of FPGA design and would allow for high design productivity. Several factors make this impractical in the short term as a path to high-performance reconfigurable computing. In order to maintain standards compliance to VSIPL, performance must be sacrificed. Problems include: the high function-call overheads of FPGA functions; the complexities and overheads of data transfer between the differing memory structures of FPGA and CPU-based systems; the lack of suitable building-block IP to reduce the implementation and verification workload is also an obstacle. The focus of the work has shifted to providing a low-level library of floating-point math functions, analogous to ANSI C’s math.h library. This library can both act as a building block for future implementations of APIs like VSIPL and as a enabler to high-level languages that target FPGAs.",
keywords = "field-programmable gate arrays, , floating-point arithmetic, Reconfigurable architectures",
author = "R. Bruce and M. Devlin and S. Marshall",
year = "2006",
language = "English",
note = "9th Annual International MAPLD Conference ; Conference date: 26-09-2006 Through 28-09-2008",

}

Bruce, R, Devlin, M & Marshall, S 2006, 'Implementing the VSIPL API on reconfigurable computers' Paper presented at 9th Annual International MAPLD Conference, Washington, D.C., United States, 26/09/06 - 28/09/08, .

Implementing the VSIPL API on reconfigurable computers. / Bruce, R.; Devlin, M.; Marshall, S.

2006. Paper presented at 9th Annual International MAPLD Conference, Washington, D.C., United States.

Research output: Contribution to conferencePaper

TY - CONF

T1 - Implementing the VSIPL API on reconfigurable computers

AU - Bruce, R.

AU - Devlin, M.

AU - Marshall, S.

PY - 2006

Y1 - 2006

N2 - FPGA-based reconfigurable computers have widely recognised performance advantages over microprocessor-based systems. One of the greatest impediments to their widespread deployment has been the difficulty inherent in their programming. The authors have looked at the viability of implementing the basic functions of the Vector, Signal, and Image-Processing Library (VSIPL) standard API using reconfigurable computers as the principal compute element. Ideally, such an implementation would offer significant abstraction from the complexities of FPGA design and would allow for high design productivity. Several factors make this impractical in the short term as a path to high-performance reconfigurable computing. In order to maintain standards compliance to VSIPL, performance must be sacrificed. Problems include: the high function-call overheads of FPGA functions; the complexities and overheads of data transfer between the differing memory structures of FPGA and CPU-based systems; the lack of suitable building-block IP to reduce the implementation and verification workload is also an obstacle. The focus of the work has shifted to providing a low-level library of floating-point math functions, analogous to ANSI C’s math.h library. This library can both act as a building block for future implementations of APIs like VSIPL and as a enabler to high-level languages that target FPGAs.

AB - FPGA-based reconfigurable computers have widely recognised performance advantages over microprocessor-based systems. One of the greatest impediments to their widespread deployment has been the difficulty inherent in their programming. The authors have looked at the viability of implementing the basic functions of the Vector, Signal, and Image-Processing Library (VSIPL) standard API using reconfigurable computers as the principal compute element. Ideally, such an implementation would offer significant abstraction from the complexities of FPGA design and would allow for high design productivity. Several factors make this impractical in the short term as a path to high-performance reconfigurable computing. In order to maintain standards compliance to VSIPL, performance must be sacrificed. Problems include: the high function-call overheads of FPGA functions; the complexities and overheads of data transfer between the differing memory structures of FPGA and CPU-based systems; the lack of suitable building-block IP to reduce the implementation and verification workload is also an obstacle. The focus of the work has shifted to providing a low-level library of floating-point math functions, analogous to ANSI C’s math.h library. This library can both act as a building block for future implementations of APIs like VSIPL and as a enabler to high-level languages that target FPGAs.

KW - field-programmable gate arrays,

KW - floating-point arithmetic

KW - Reconfigurable architectures

M3 - Paper

ER -

Bruce R, Devlin M, Marshall S. Implementing the VSIPL API on reconfigurable computers. 2006. Paper presented at 9th Annual International MAPLD Conference, Washington, D.C., United States.