High-speed resonant gate driver with controlled peak gate voltage for silicon carbide MOSFETs

Philip Anthony, Neville McNeill, Derrick Holliday

Research output: Contribution to journalArticlepeer-review

72 Citations (Scopus)

Abstract

Parasitic inductance in the gate path of a silicon carbide MOSFET places an upper limit upon the switching speeds achievable from these devices, resulting in unnecessarily high switching losses due to the introduction of damping resistance into the gate path. A method to reduce switching losses is proposed, using a resonant gate driver to absorb parasitic inductance in the gate path, enabling the gate resistor to be removed. The gate voltage is maintained at the desired level using a feedback loop. Experimental results for a 1200-V silicon carbide MOSFET gate driver are presented, demonstrating the switching loss of 230 μJ at 800 V and 10 A. This represents a 20% reduction in switching losses in comparison to that of conventional gate drive methods.
Original languageEnglish
Pages (from-to)573-583
Number of pages11
JournalIEEE Transactions on Industry Applications
Volume50
Issue number1
Early online date5 Jun 2013
DOIs
Publication statusPublished - 16 Jan 2014

Keywords

  • driver circuits
  • power MOSFET
  • silicon compounds
  • parasitic inductance
  • power FETs

Fingerprint

Dive into the research topics of 'High-speed resonant gate driver with controlled peak gate voltage for silicon carbide MOSFETs'. Together they form a unique fingerprint.

Cite this