High-level synthesis for medical image processing on Systems on Chip: a case study

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

1 Citation (Scopus)

Abstract

Adaptive radiotherapy is a technique intended to increase the accuracy of radiotherapy. Currently, it is not clinically feasible due to the time required to process the images of patient anatomy. Hardware acceleration of image processing algorithms may allow them to be carried out in a clinically acceptable timeframe. This paper presents the experiences encountered using high-level synthesis tools to design an accelerated segmentation algorithm for computed tomography images targeted for implementation on a System on Chip. Hardware coprocessors and their interfaces for optimal threshold generation and 3D mean filter algorithms were synthesised from C++ functions. Hardware acceleration significantly outperformed the software only implementation. The high-level synthesis tools allowed the rapid exploration of different design options. However, hardware design knowledge was still necessary in order to interpret the results effectively.
LanguageEnglish
Title of host publication2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016
Place of PublicationLausanne
Number of pages2
DOIs
Publication statusPublished - 29 Sep 2016
Event26th International Conference on Field-Programmable Logic and Applications - SwissTech Convention Centre, Lausanne, Switzerland
Duration: 30 Aug 20161 Sep 2016
http://www.fpl2016.org

Conference

Conference26th International Conference on Field-Programmable Logic and Applications
Abbreviated titleFPL 2016
CountrySwitzerland
CityLausanne
Period30/08/161/09/16
Internet address

Fingerprint

Medical image processing
Hardware
Radiotherapy
Tomography
Image processing
High level synthesis
System-on-chip

Keywords

  • high level synthesis
  • FPGA
  • system on chip
  • medical imaging

Cite this

Robinson, F. D., Crockett, L. H., Nailon, W. H., & Stewart, R. W. (2016). High-level synthesis for medical image processing on Systems on Chip: a case study. In 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016 Lausanne. https://doi.org/10.1109/FPL.2016.7577390
Robinson, Fraser D ; Crockett, Louise H ; Nailon, William H ; Stewart, Robert W. / High-level synthesis for medical image processing on Systems on Chip : a case study. 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016 . Lausanne, 2016.
@inproceedings{c54d49bcefe64b228ed31af41da52062,
title = "High-level synthesis for medical image processing on Systems on Chip: a case study",
abstract = "Adaptive radiotherapy is a technique intended to increase the accuracy of radiotherapy. Currently, it is not clinically feasible due to the time required to process the images of patient anatomy. Hardware acceleration of image processing algorithms may allow them to be carried out in a clinically acceptable timeframe. This paper presents the experiences encountered using high-level synthesis tools to design an accelerated segmentation algorithm for computed tomography images targeted for implementation on a System on Chip. Hardware coprocessors and their interfaces for optimal threshold generation and 3D mean filter algorithms were synthesised from C++ functions. Hardware acceleration significantly outperformed the software only implementation. The high-level synthesis tools allowed the rapid exploration of different design options. However, hardware design knowledge was still necessary in order to interpret the results effectively.",
keywords = "high level synthesis, FPGA, system on chip, medical imaging",
author = "Robinson, {Fraser D} and Crockett, {Louise H} and Nailon, {William H} and Stewart, {Robert W}",
note = "{\circledC} 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.",
year = "2016",
month = "9",
day = "29",
doi = "10.1109/FPL.2016.7577390",
language = "English",
isbn = "9781509008513",
booktitle = "2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016",

}

Robinson, FD, Crockett, LH, Nailon, WH & Stewart, RW 2016, High-level synthesis for medical image processing on Systems on Chip: a case study. in 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016 . Lausanne, 26th International Conference on Field-Programmable Logic and Applications, Lausanne, Switzerland, 30/08/16. https://doi.org/10.1109/FPL.2016.7577390

High-level synthesis for medical image processing on Systems on Chip : a case study. / Robinson, Fraser D; Crockett, Louise H; Nailon, William H; Stewart, Robert W.

2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016 . Lausanne, 2016.

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

TY - GEN

T1 - High-level synthesis for medical image processing on Systems on Chip

T2 - a case study

AU - Robinson, Fraser D

AU - Crockett, Louise H

AU - Nailon, William H

AU - Stewart, Robert W

N1 - © 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

PY - 2016/9/29

Y1 - 2016/9/29

N2 - Adaptive radiotherapy is a technique intended to increase the accuracy of radiotherapy. Currently, it is not clinically feasible due to the time required to process the images of patient anatomy. Hardware acceleration of image processing algorithms may allow them to be carried out in a clinically acceptable timeframe. This paper presents the experiences encountered using high-level synthesis tools to design an accelerated segmentation algorithm for computed tomography images targeted for implementation on a System on Chip. Hardware coprocessors and their interfaces for optimal threshold generation and 3D mean filter algorithms were synthesised from C++ functions. Hardware acceleration significantly outperformed the software only implementation. The high-level synthesis tools allowed the rapid exploration of different design options. However, hardware design knowledge was still necessary in order to interpret the results effectively.

AB - Adaptive radiotherapy is a technique intended to increase the accuracy of radiotherapy. Currently, it is not clinically feasible due to the time required to process the images of patient anatomy. Hardware acceleration of image processing algorithms may allow them to be carried out in a clinically acceptable timeframe. This paper presents the experiences encountered using high-level synthesis tools to design an accelerated segmentation algorithm for computed tomography images targeted for implementation on a System on Chip. Hardware coprocessors and their interfaces for optimal threshold generation and 3D mean filter algorithms were synthesised from C++ functions. Hardware acceleration significantly outperformed the software only implementation. The high-level synthesis tools allowed the rapid exploration of different design options. However, hardware design knowledge was still necessary in order to interpret the results effectively.

KW - high level synthesis

KW - FPGA

KW - system on chip

KW - medical imaging

UR - http://www.fpl2016.org/

U2 - 10.1109/FPL.2016.7577390

DO - 10.1109/FPL.2016.7577390

M3 - Conference contribution book

SN - 9781509008513

BT - 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016

CY - Lausanne

ER -

Robinson FD, Crockett LH, Nailon WH, Stewart RW. High-level synthesis for medical image processing on Systems on Chip: a case study. In 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016 . Lausanne. 2016 https://doi.org/10.1109/FPL.2016.7577390