Hardware testing of photovoltaic inverter loss of mains protection performance

I. Abdulhadi; A. Dysko

doi:10.1049/cp.2016.0068

Hardware testing of photovoltaic inverter loss of mains protection performance

I. Abdulhadi, A. Dysko

Electronic And Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution book

2 Citations (Scopus)

119 Downloads (Pure)

Abstract

This paper presents the findings from hardware testing of photovoltaic inverters in a realistic low voltage network setting. The objective of the tests was to evaluate the performance of inverter built-in loss of mains protection. The evaluation focuses on ensuring that this protection operates as expected during islanding situations, while avoiding spurious tripping during severe grid disturbances.

Original language	English
Title of host publication	13th International Conference on Development in Power System Protection 2016 (DPSP)
Number of pages	6
DOIs	https://doi.org/10.1049/cp.2016.0068
Publication status	Published - 10 Mar 2016
Event	DPSP - Developments in Power Systems Protection 2016 - Edinburgh, United Kingdom Duration: 7 Mar 2016 → 10 Mar 2016

Conference

Conference	DPSP - Developments in Power Systems Protection 2016
Country/Territory	United Kingdom
City	Edinburgh
Period	7/03/16 → 10/03/16

Keywords

photovoltaic inverters
hardware testing
grid resilience
loss of mains protection

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1049/cp.2016.0068

Abdulhadi-Dysko-DPSP2016-hardware-testing-photovoltaic-inverter-loss-mains-protection-performanceAccepted author manuscript, 594 KB

Cite this

@inproceedings{2d9a2fbd4ff442d0b2c859304b160892,

title = "Hardware testing of photovoltaic inverter loss of mains protection performance",

abstract = "This paper presents the findings from hardware testing of photovoltaic inverters in a realistic low voltage network setting. The objective of the tests was to evaluate the performance of inverter built-in loss of mains protection. The evaluation focuses on ensuring that this protection operates as expected during islanding situations, while avoiding spurious tripping during severe grid disturbances.",

keywords = "photovoltaic inverters, hardware testing, grid resilience, loss of mains protection",

author = "I. Abdulhadi and A. Dysko",

note = "This paper is a postprint of a paper submitted to and accepted for publication in [journal] and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library; DPSP - Developments in Power Systems Protection 2016 ; Conference date: 07-03-2016 Through 10-03-2016",

year = "2016",

month = mar,

day = "10",

doi = "10.1049/cp.2016.0068",

language = "English",

isbn = "978-1-78561-138-4",

booktitle = "13th International Conference on Development in Power System Protection 2016 (DPSP)",

}

TY - GEN

T1 - Hardware testing of photovoltaic inverter loss of mains protection performance

AU - Abdulhadi, I.

AU - Dysko, A.

N1 - This paper is a postprint of a paper submitted to and accepted for publication in [journal] and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library

PY - 2016/3/10

Y1 - 2016/3/10

N2 - This paper presents the findings from hardware testing of photovoltaic inverters in a realistic low voltage network setting. The objective of the tests was to evaluate the performance of inverter built-in loss of mains protection. The evaluation focuses on ensuring that this protection operates as expected during islanding situations, while avoiding spurious tripping during severe grid disturbances.

AB - This paper presents the findings from hardware testing of photovoltaic inverters in a realistic low voltage network setting. The objective of the tests was to evaluate the performance of inverter built-in loss of mains protection. The evaluation focuses on ensuring that this protection operates as expected during islanding situations, while avoiding spurious tripping during severe grid disturbances.

KW - photovoltaic inverters

KW - hardware testing

KW - grid resilience

KW - loss of mains protection

UR - http://conferences.theiet.org/dpsp/about/index.cfm

U2 - 10.1049/cp.2016.0068

DO - 10.1049/cp.2016.0068

M3 - Conference contribution book

SN - 978-1-78561-138-4

BT - 13th International Conference on Development in Power System Protection 2016 (DPSP)

T2 - DPSP - Developments in Power Systems Protection 2016

Y2 - 7 March 2016 through 10 March 2016

ER -

Hardware testing of photovoltaic inverter loss of mains protection performance

Abstract

Conference

Keywords

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this