Evaluation of a network on chip architecture based on the clockwork routed manhattan street network using hardware emulation

K. Oommen, D.A. Harle

Research output: Contribution to conferencePaper

Abstract

Trends in integrated circuit design indicate a shift in focus from computation to communication. Interconnect issues within devices now come to the fore as the dedicated wire and shared-bus architectures look increasingly ill-equipped to cope with such complexity. This paper proposes a scalable network on chip architecture based on the Manhattan street network (MSN) using clockwork (CW) routing scheme. The proposed solution is self routing and allows for the implementation of routing functionality in hardware, eliminating the need for custom routing tables at each node. In this study, the characteristics of the proposed architecture are evaluated based upon the first full hardware implementation of a functional MSN-CW. Due to the deterministic nature of the routing mechanism, upper bounds on network delay can be established. This makes the architectures particularly suited to applications involving realtime constraints

LanguageEnglish
Pages1625-1628
Number of pages3
DOIs
Publication statusPublished - Aug 2005
Event48th Midwest Symposium on Circuits and Systems - , United Kingdom
Duration: 7 Aug 200510 Aug 2005

Conference

Conference48th Midwest Symposium on Circuits and Systems
CountryUnited Kingdom
Period7/08/0510/08/05

Fingerprint

Hardware
Wire
Communication
Network-on-chip
Integrated circuit design

Keywords

  • clocks
  • wire
  • upper bound
  • routing
  • network-on-a-chip
  • integrated circuit synthesis
  • hardware
  • emulation
  • computer architecture
  • integrated circuit interconnections

Cite this

Oommen, K. ; Harle, D.A. / Evaluation of a network on chip architecture based on the clockwork routed manhattan street network using hardware emulation. Paper presented at 48th Midwest Symposium on Circuits and Systems, United Kingdom.3 p.
@conference{15e282646a9b4e64919dec5f1f5c3fe6,
title = "Evaluation of a network on chip architecture based on the clockwork routed manhattan street network using hardware emulation",
abstract = "Trends in integrated circuit design indicate a shift in focus from computation to communication. Interconnect issues within devices now come to the fore as the dedicated wire and shared-bus architectures look increasingly ill-equipped to cope with such complexity. This paper proposes a scalable network on chip architecture based on the Manhattan street network (MSN) using clockwork (CW) routing scheme. The proposed solution is self routing and allows for the implementation of routing functionality in hardware, eliminating the need for custom routing tables at each node. In this study, the characteristics of the proposed architecture are evaluated based upon the first full hardware implementation of a functional MSN-CW. Due to the deterministic nature of the routing mechanism, upper bounds on network delay can be established. This makes the architectures particularly suited to applications involving realtime constraints",
keywords = "clocks , wire , upper bound, routing, network-on-a-chip , integrated circuit synthesis, hardware , emulation, computer architecture, integrated circuit interconnections",
author = "K. Oommen and D.A. Harle",
year = "2005",
month = "8",
doi = "10.1109/MWSCAS.2005.1594428",
language = "English",
pages = "1625--1628",
note = "48th Midwest Symposium on Circuits and Systems ; Conference date: 07-08-2005 Through 10-08-2005",

}

Oommen, K & Harle, DA 2005, 'Evaluation of a network on chip architecture based on the clockwork routed manhattan street network using hardware emulation' Paper presented at 48th Midwest Symposium on Circuits and Systems, United Kingdom, 7/08/05 - 10/08/05, pp. 1625-1628. https://doi.org/10.1109/MWSCAS.2005.1594428

Evaluation of a network on chip architecture based on the clockwork routed manhattan street network using hardware emulation. / Oommen, K.; Harle, D.A.

2005. 1625-1628 Paper presented at 48th Midwest Symposium on Circuits and Systems, United Kingdom.

Research output: Contribution to conferencePaper

TY - CONF

T1 - Evaluation of a network on chip architecture based on the clockwork routed manhattan street network using hardware emulation

AU - Oommen, K.

AU - Harle, D.A.

PY - 2005/8

Y1 - 2005/8

N2 - Trends in integrated circuit design indicate a shift in focus from computation to communication. Interconnect issues within devices now come to the fore as the dedicated wire and shared-bus architectures look increasingly ill-equipped to cope with such complexity. This paper proposes a scalable network on chip architecture based on the Manhattan street network (MSN) using clockwork (CW) routing scheme. The proposed solution is self routing and allows for the implementation of routing functionality in hardware, eliminating the need for custom routing tables at each node. In this study, the characteristics of the proposed architecture are evaluated based upon the first full hardware implementation of a functional MSN-CW. Due to the deterministic nature of the routing mechanism, upper bounds on network delay can be established. This makes the architectures particularly suited to applications involving realtime constraints

AB - Trends in integrated circuit design indicate a shift in focus from computation to communication. Interconnect issues within devices now come to the fore as the dedicated wire and shared-bus architectures look increasingly ill-equipped to cope with such complexity. This paper proposes a scalable network on chip architecture based on the Manhattan street network (MSN) using clockwork (CW) routing scheme. The proposed solution is self routing and allows for the implementation of routing functionality in hardware, eliminating the need for custom routing tables at each node. In this study, the characteristics of the proposed architecture are evaluated based upon the first full hardware implementation of a functional MSN-CW. Due to the deterministic nature of the routing mechanism, upper bounds on network delay can be established. This makes the architectures particularly suited to applications involving realtime constraints

KW - clocks

KW - wire

KW - upper bound

KW - routing

KW - network-on-a-chip

KW - integrated circuit synthesis

KW - hardware

KW - emulation

KW - computer architecture

KW - integrated circuit interconnections

U2 - 10.1109/MWSCAS.2005.1594428

DO - 10.1109/MWSCAS.2005.1594428

M3 - Paper

SP - 1625

EP - 1628

ER -