Dynamic reconfiguration technologies based on FPGA in software defined radio system

Research output: Contribution to conferencePaper

Abstract

Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest continues to operate unaffected. As a result, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clock
frequency. However, that is beyond the current functionality of Xilinx-based PR as the clock components such as Digital Clock Managers (DCMs) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and clock frequency with ease. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design. The results presented are based on the Xilinx ISE 12.4 design suite and the Xilinx Virtex-5 LX110T device.
LanguageEnglish
Pages97-104
Number of pages8
Publication statusPublished - 23 Jun 2011
EventSoftware Defined Radio (SDR) Forum (Europe) - Brussels, Belgium
Duration: 22 Jun 201124 Jun 2011

Conference

ConferenceSoftware Defined Radio (SDR) Forum (Europe)
CountryBelgium
CityBrussels
Period22/06/1124/06/11

Fingerprint

Radio systems
Field programmable gate arrays (FPGA)
Clocks
Managers
Hardware
Processing

Keywords

  • reconfiguration technologies
  • FPGA
  • radio system

Cite this

He, K., Crockett, L. H., & Stewart, R. (2011). Dynamic reconfiguration technologies based on FPGA in software defined radio system. 97-104. Paper presented at Software Defined Radio (SDR) Forum (Europe), Brussels, Belgium.
He, Ke ; Crockett, Louise Helen ; Stewart, Robert. / Dynamic reconfiguration technologies based on FPGA in software defined radio system. Paper presented at Software Defined Radio (SDR) Forum (Europe), Brussels, Belgium.8 p.
@conference{e91dcc89963a4a46b28d52ce2619ee3c,
title = "Dynamic reconfiguration technologies based on FPGA in software defined radio system",
abstract = "Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest continues to operate unaffected. As a result, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clockfrequency. However, that is beyond the current functionality of Xilinx-based PR as the clock components such as Digital Clock Managers (DCMs) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and clock frequency with ease. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design. The results presented are based on the Xilinx ISE 12.4 design suite and the Xilinx Virtex-5 LX110T device.",
keywords = "reconfiguration technologies , FPGA, radio system",
author = "Ke He and Crockett, {Louise Helen} and Robert Stewart",
year = "2011",
month = "6",
day = "23",
language = "English",
pages = "97--104",
note = "Software Defined Radio (SDR) Forum (Europe) ; Conference date: 22-06-2011 Through 24-06-2011",

}

He, K, Crockett, LH & Stewart, R 2011, 'Dynamic reconfiguration technologies based on FPGA in software defined radio system' Paper presented at Software Defined Radio (SDR) Forum (Europe), Brussels, Belgium, 22/06/11 - 24/06/11, pp. 97-104.

Dynamic reconfiguration technologies based on FPGA in software defined radio system. / He, Ke; Crockett, Louise Helen; Stewart, Robert.

2011. 97-104 Paper presented at Software Defined Radio (SDR) Forum (Europe), Brussels, Belgium.

Research output: Contribution to conferencePaper

TY - CONF

T1 - Dynamic reconfiguration technologies based on FPGA in software defined radio system

AU - He, Ke

AU - Crockett, Louise Helen

AU - Stewart, Robert

PY - 2011/6/23

Y1 - 2011/6/23

N2 - Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest continues to operate unaffected. As a result, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clockfrequency. However, that is beyond the current functionality of Xilinx-based PR as the clock components such as Digital Clock Managers (DCMs) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and clock frequency with ease. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design. The results presented are based on the Xilinx ISE 12.4 design suite and the Xilinx Virtex-5 LX110T device.

AB - Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest continues to operate unaffected. As a result, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clockfrequency. However, that is beyond the current functionality of Xilinx-based PR as the clock components such as Digital Clock Managers (DCMs) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and clock frequency with ease. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design. The results presented are based on the Xilinx ISE 12.4 design suite and the Xilinx Virtex-5 LX110T device.

KW - reconfiguration technologies

KW - FPGA

KW - radio system

UR - http://dx.doi.org/10.1007/s11265-011-0646-2

M3 - Paper

SP - 97

EP - 104

ER -

He K, Crockett LH, Stewart R. Dynamic reconfiguration technologies based on FPGA in software defined radio system. 2011. Paper presented at Software Defined Radio (SDR) Forum (Europe), Brussels, Belgium.