Dynamic reconfiguration technologies based on FPGA in software defined radio system

Research output: Contribution to journalArticlepeer-review

13 Citations (Scopus)
358 Downloads (Pure)


Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clock frequency. However, that is beyond the current functionality of PR processes as the clock components (such as Digital Clock Managers (DCMs)) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and also the clock frequency. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design.
Original languageEnglish
Pages (from-to)75-85
Number of pages11
JournalJournal of Signal Processing Systems for Signal, Image, and Video Technology
Issue number1
Early online date19 Dec 2011
Publication statusPublished - 1 Oct 2012


  • field programmable gate array
  • software defined radio
  • partial reconfiguration
  • dynamic reconfigurable port
  • fpga
  • reconfiguration technologies


Dive into the research topics of 'Dynamic reconfiguration technologies based on FPGA in software defined radio system'. Together they form a unique fingerprint.

Cite this