Dynamic reconfiguration technologies based on FPGA in software defined radio system

Research output: Contribution to journalArticle

13 Citations (Scopus)
333 Downloads (Pure)

Abstract

Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clock frequency. However, that is beyond the current functionality of PR processes as the clock components (such as Digital Clock Managers (DCMs)) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and also the clock frequency. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design.
Original languageEnglish
Pages (from-to)75-85
Number of pages11
JournalJournal of Signal Processing Systems for Signal, Image, and Video Technology
Volume69
Issue number1
Early online date19 Dec 2011
DOIs
Publication statusPublished - 1 Oct 2012

Fingerprint

Dynamic Reconfiguration
Radio systems
Field Programmable Gate Array
Field programmable gate arrays (FPGA)
Reconfiguration
Software
Clocks
Partial
Waveform
Managers
Continue
Flexibility
Hardware
Processing
Architecture
Design

Keywords

  • field programmable gate array
  • software defined radio
  • partial reconfiguration
  • dynamic reconfigurable port
  • fpga
  • reconfiguration technologies

Cite this

@article{5ddecc69fcc14d779cee8eed7670582f,
title = "Dynamic reconfiguration technologies based on FPGA in software defined radio system",
abstract = "Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clock frequency. However, that is beyond the current functionality of PR processes as the clock components (such as Digital Clock Managers (DCMs)) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and also the clock frequency. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design.",
keywords = "field programmable gate array , software defined radio, partial reconfiguration, dynamic reconfigurable port, fpga, reconfiguration technologies",
author = "Ke He and Crockett, {Louise Helen} and Robert Stewart",
year = "2012",
month = "10",
day = "1",
doi = "10.1007/s11265-011-0646-2",
language = "English",
volume = "69",
pages = "75--85",
journal = "Journal of Signal Processing Systems for Signal, Image, and Video Technology",
issn = "1939-8018",
number = "1",

}

TY - JOUR

T1 - Dynamic reconfiguration technologies based on FPGA in software defined radio system

AU - He, Ke

AU - Crockett, Louise Helen

AU - Stewart, Robert

PY - 2012/10/1

Y1 - 2012/10/1

N2 - Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clock frequency. However, that is beyond the current functionality of PR processes as the clock components (such as Digital Clock Managers (DCMs)) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and also the clock frequency. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design.

AB - Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often means not only changing functionality, but also changing the FPGA clock frequency. However, that is beyond the current functionality of PR processes as the clock components (such as Digital Clock Managers (DCMs)) are excluded from the process of partial reconfiguration. In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port (DRP), with PR based on a single FPGA in order to dynamically change both functionality and also the clock frequency. The architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design.

KW - field programmable gate array

KW - software defined radio

KW - partial reconfiguration

KW - dynamic reconfigurable port

KW - fpga

KW - reconfiguration technologies

U2 - 10.1007/s11265-011-0646-2

DO - 10.1007/s11265-011-0646-2

M3 - Article

VL - 69

SP - 75

EP - 85

JO - Journal of Signal Processing Systems for Signal, Image, and Video Technology

JF - Journal of Signal Processing Systems for Signal, Image, and Video Technology

SN - 1939-8018

IS - 1

ER -