Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration

Alberto Parini, Gaetano Bellanca, Andrea Annoni, Francesco Morichetti, Andrea Melloni, Michael John Strain, Marc Sorel, Christelle Pareige, Mathilde Gay, Laurent Bramerie, Monique Thual

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

Abstract

We present a microring-based integrated router in Silicon-on-Insulator technology suitable for optical networking at chip level. The switching functionalities in a 3-channels 10 Gbit/s WDM configuration are evaluated through the BER curves. Results show, for a BER of 10-9, a maximum power penalty of 7 dB on the less performing routing path.
LanguageEnglish
Title of host publication39th European Conference and Exhibition on Optical Communication (ECOC 2013)
Pages897-899
Number of pages3
Volume2013
DOIs
Publication statusPublished - 1 Dec 2013

Fingerprint

bit error rate
penalties
chips
insulators
evaluation
silicon
curves
configurations

Keywords

  • 3-channel WDM configuration
  • BER curves
  • bit error rate performance evaluation
  • microring-based integrated router

Cite this

Parini, A., Bellanca, G., Annoni, A., Morichetti, F., Melloni, A., Strain, M. J., ... Thual, M. (2013). Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration. In 39th European Conference and Exhibition on Optical Communication (ECOC 2013) (Vol. 2013, pp. 897-899) https://doi.org/10.1049/cp.2013.1572
Parini, Alberto ; Bellanca, Gaetano ; Annoni, Andrea ; Morichetti, Francesco ; Melloni, Andrea ; Strain, Michael John ; Sorel, Marc ; Pareige, Christelle ; Gay, Mathilde ; Bramerie, Laurent ; Thual, Monique. / Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration. 39th European Conference and Exhibition on Optical Communication (ECOC 2013) . Vol. 2013 2013. pp. 897-899
@inproceedings{a2e5180f600748c78ed79e80aad9ca4c,
title = "Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration",
abstract = "We present a microring-based integrated router in Silicon-on-Insulator technology suitable for optical networking at chip level. The switching functionalities in a 3-channels 10 Gbit/s WDM configuration are evaluated through the BER curves. Results show, for a BER of 10-9, a maximum power penalty of 7 dB on the less performing routing path.",
keywords = "3-channel WDM configuration, BER curves, bit error rate performance evaluation, microring-based integrated router",
author = "Alberto Parini and Gaetano Bellanca and Andrea Annoni and Francesco Morichetti and Andrea Melloni and Strain, {Michael John} and Marc Sorel and Christelle Pareige and Mathilde Gay and Laurent Bramerie and Monique Thual",
year = "2013",
month = "12",
day = "1",
doi = "10.1049/cp.2013.1572",
language = "English",
isbn = "9781849197595",
volume = "2013",
pages = "897--899",
booktitle = "39th European Conference and Exhibition on Optical Communication (ECOC 2013)",

}

Parini, A, Bellanca, G, Annoni, A, Morichetti, F, Melloni, A, Strain, MJ, Sorel, M, Pareige, C, Gay, M, Bramerie, L & Thual, M 2013, Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration. in 39th European Conference and Exhibition on Optical Communication (ECOC 2013) . vol. 2013, pp. 897-899. https://doi.org/10.1049/cp.2013.1572

Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration. / Parini, Alberto ; Bellanca, Gaetano; Annoni, Andrea; Morichetti, Francesco; Melloni, Andrea; Strain, Michael John; Sorel, Marc; Pareige, Christelle; Gay, Mathilde; Bramerie, Laurent; Thual, Monique.

39th European Conference and Exhibition on Optical Communication (ECOC 2013) . Vol. 2013 2013. p. 897-899.

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

TY - GEN

T1 - Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration

AU - Parini, Alberto

AU - Bellanca, Gaetano

AU - Annoni, Andrea

AU - Morichetti, Francesco

AU - Melloni, Andrea

AU - Strain, Michael John

AU - Sorel, Marc

AU - Pareige, Christelle

AU - Gay, Mathilde

AU - Bramerie, Laurent

AU - Thual, Monique

PY - 2013/12/1

Y1 - 2013/12/1

N2 - We present a microring-based integrated router in Silicon-on-Insulator technology suitable for optical networking at chip level. The switching functionalities in a 3-channels 10 Gbit/s WDM configuration are evaluated through the BER curves. Results show, for a BER of 10-9, a maximum power penalty of 7 dB on the less performing routing path.

AB - We present a microring-based integrated router in Silicon-on-Insulator technology suitable for optical networking at chip level. The switching functionalities in a 3-channels 10 Gbit/s WDM configuration are evaluated through the BER curves. Results show, for a BER of 10-9, a maximum power penalty of 7 dB on the less performing routing path.

KW - 3-channel WDM configuration

KW - BER curves

KW - bit error rate performance evaluation

KW - microring-based integrated router

UR - http://www.scopus.com/inward/record.url?scp=84893422028&partnerID=8YFLogxK

U2 - 10.1049/cp.2013.1572

DO - 10.1049/cp.2013.1572

M3 - Conference contribution book

SN - 9781849197595

VL - 2013

SP - 897

EP - 899

BT - 39th European Conference and Exhibition on Optical Communication (ECOC 2013)

ER -

Parini A, Bellanca G, Annoni A, Morichetti F, Melloni A, Strain MJ et al. Bit error rate performance evaluation of a silicon-on-insulator optical-network-on-chip router in a WDM configuration. In 39th European Conference and Exhibition on Optical Communication (ECOC 2013) . Vol. 2013. 2013. p. 897-899 https://doi.org/10.1049/cp.2013.1572