Automatic FFT code generation for FPGA with high flexibility and human readability

John O'Sullivan, Stephan Weiss, Garrey Rice

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

Abstract

This paper describes a Fast Fourier Transform (FFT) core which uses code generation to create optimised Hardware Description Language (HDL) code for a radix-2, decimation in time FFT. The generated code is designed to be human readable, vendor non-specific and is available in both Verilog and VHDL languages. A choice of In-place or Multipath Delay Commutator (MDC) architectures is provided. Selectable architectures and generic, readable HDL code make the core highly flexible for use in different applications and with different hardware platforms. The implementation of the available architectures and their relative merits are discussed. Maximum clock speed and resource requirements are examined and compared.
LanguageEnglish
Title of host publicationConference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011
PublisherIEEE
Pages2197-2201
Number of pages5
ISBN (Print)978-1-4673-0321-7
DOIs
Publication statusPublished - Nov 2011
Event45th Asilomar Conference on Signals, Systems, and Computers - Pacific Grove, CA, United States
Duration: 6 Nov 20119 Nov 2011

Conference

Conference45th Asilomar Conference on Signals, Systems, and Computers
CountryUnited States
CityPacific Grove, CA
Period6/11/119/11/11

Fingerprint

Computer hardware description languages
Fast Fourier transforms
Field programmable gate arrays (FPGA)
Electric commutators
Clocks
Hardware
Code generation

Keywords

  • digital arithmetic
  • fast Fourier transforms
  • field programmable gate arrays
  • hardware design languages

Cite this

O'Sullivan, J., Weiss, S., & Rice, G. (2011). Automatic FFT code generation for FPGA with high flexibility and human readability. In Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011 (pp. 2197-2201 ). IEEE. https://doi.org/10.1109/ACSSC.2011.6190421
O'Sullivan, John ; Weiss, Stephan ; Rice, Garrey. / Automatic FFT code generation for FPGA with high flexibility and human readability. Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011. IEEE, 2011. pp. 2197-2201
@inproceedings{087988c03f6e4ecd9aaf1a8c7d56eabc,
title = "Automatic FFT code generation for FPGA with high flexibility and human readability",
abstract = "This paper describes a Fast Fourier Transform (FFT) core which uses code generation to create optimised Hardware Description Language (HDL) code for a radix-2, decimation in time FFT. The generated code is designed to be human readable, vendor non-specific and is available in both Verilog and VHDL languages. A choice of In-place or Multipath Delay Commutator (MDC) architectures is provided. Selectable architectures and generic, readable HDL code make the core highly flexible for use in different applications and with different hardware platforms. The implementation of the available architectures and their relative merits are discussed. Maximum clock speed and resource requirements are examined and compared.",
keywords = "digital arithmetic, fast Fourier transforms, field programmable gate arrays, hardware design languages",
author = "John O'Sullivan and Stephan Weiss and Garrey Rice",
year = "2011",
month = "11",
doi = "10.1109/ACSSC.2011.6190421",
language = "English",
isbn = "978-1-4673-0321-7",
pages = "2197--2201",
booktitle = "Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011",
publisher = "IEEE",

}

O'Sullivan, J, Weiss, S & Rice, G 2011, Automatic FFT code generation for FPGA with high flexibility and human readability. in Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011. IEEE, pp. 2197-2201 , 45th Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, United States, 6/11/11. https://doi.org/10.1109/ACSSC.2011.6190421

Automatic FFT code generation for FPGA with high flexibility and human readability. / O'Sullivan, John ; Weiss, Stephan; Rice, Garrey.

Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011. IEEE, 2011. p. 2197-2201 .

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

TY - GEN

T1 - Automatic FFT code generation for FPGA with high flexibility and human readability

AU - O'Sullivan, John

AU - Weiss, Stephan

AU - Rice, Garrey

PY - 2011/11

Y1 - 2011/11

N2 - This paper describes a Fast Fourier Transform (FFT) core which uses code generation to create optimised Hardware Description Language (HDL) code for a radix-2, decimation in time FFT. The generated code is designed to be human readable, vendor non-specific and is available in both Verilog and VHDL languages. A choice of In-place or Multipath Delay Commutator (MDC) architectures is provided. Selectable architectures and generic, readable HDL code make the core highly flexible for use in different applications and with different hardware platforms. The implementation of the available architectures and their relative merits are discussed. Maximum clock speed and resource requirements are examined and compared.

AB - This paper describes a Fast Fourier Transform (FFT) core which uses code generation to create optimised Hardware Description Language (HDL) code for a radix-2, decimation in time FFT. The generated code is designed to be human readable, vendor non-specific and is available in both Verilog and VHDL languages. A choice of In-place or Multipath Delay Commutator (MDC) architectures is provided. Selectable architectures and generic, readable HDL code make the core highly flexible for use in different applications and with different hardware platforms. The implementation of the available architectures and their relative merits are discussed. Maximum clock speed and resource requirements are examined and compared.

KW - digital arithmetic

KW - fast Fourier transforms

KW - field programmable gate arrays

KW - hardware design languages

UR - http://www.scopus.com/inward/record.url?scp=84861324018&partnerID=8YFLogxK

U2 - 10.1109/ACSSC.2011.6190421

DO - 10.1109/ACSSC.2011.6190421

M3 - Conference contribution book

SN - 978-1-4673-0321-7

SP - 2197

EP - 2201

BT - Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011

PB - IEEE

ER -

O'Sullivan J, Weiss S, Rice G. Automatic FFT code generation for FPGA with high flexibility and human readability. In Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2011. IEEE. 2011. p. 2197-2201 https://doi.org/10.1109/ACSSC.2011.6190421