Abstract
A requirement of the three-level neutral-point-clamped voltage source inverter, with or without a separately supporting dc link, is to maintain the balance of the two dc-link capacitor voltages. In this paper, balancing of the capacitor voltages for these two dc-link voltage source possibilities is analyzed and an algorithm is proposed to independently balance the capacitor voltages. The algorithm considers the average energy effect of each vector on capacitor voltage and the necessary optimal vector state sequence in each modulation cycle. The algorithm minimizes the voltage rating overheads of the hardware, reduces the voltage ripple, and attenuates the negative effects associated with dc-link voltage oscillations.
| Original language | English |
|---|---|
| Pages (from-to) | 2694-2702 |
| Number of pages | 8 |
| Journal | IEEE Transactions on Power Electronics |
| Volume | 23 |
| Issue number | 6 |
| DOIs | |
| Publication status | Published - 9 Dec 2008 |
Keywords
- capacitor voltage ripple
- neutral point diode-clamped (NPC)
- space vector modulation
Fingerprint Dive into the research topics of 'An SVM algorithm to balance the capacitor voltages of the three-level NPC active power filter'. Together they form a unique fingerprint.
Cite this
Zhang, H., Finney, S. J., Massoud, A., & Williams, B. W. (2008). An SVM algorithm to balance the capacitor voltages of the three-level NPC active power filter. IEEE Transactions on Power Electronics, 23(6), 2694-2702. https://doi.org/10.1109/TPEL.2008.2002820