A capacitor bank simulation model

Research output: Chapter in Book/Report/Conference proceedingConference contribution book

39 Downloads (Pure)

Abstract

Power system capacitor banks form critical components of reactive power support and filtering arrangements in high voltage direct current converter stations, such as those connecting electrical power networks with interconnectors, and with offshore wind resources which promise abundant renewable energy but are necessarily distant from centres of demand. Capacitor banks are typically configured in balanced arrangements, where standards require each unit to be measured individually at commissioning and positioned to best balance a neutral or bridge. Capacitor bank rack voltages are tiered but are shared among all units on each rack, which can test dielectrics: this paper presents simulation models to explore distributions of dielectric stress which can result from such arrangements. On a symmetrical rack configured with series-connected units, preliminary results suggest voltages (and therefore electric field stresses) are not evenly shared throughout units in the bank, as: each unit has its own uneven voltage distribution; and rack voltages common to all supported units subject those furthest from a rack tie connection to greater stress than those positioned centrally. Where dielectrics throughout a bank are similar, disproportionate stresses suggest incipient faults and eventual insulation breakdown are more probable for certain unit positions, such as corner units and those at higher voltage. An improved understanding of how unit position affects failure probability could help detect faults, corroborate failure locations detected with reactance techniques, or otherwise direct initial searches for degraded units.
Original languageEnglish
Title of host publication2020 IEEE Electrical Insulation Conference (EIC)
Place of PublicationPiscataway, NJ
PublisherIEEE
Number of pages4
ISBN (Electronic)9781728154855
ISBN (Print)9781728154862
DOIs
Publication statusPublished - 5 Aug 2020
Event38th IEEE Electrical Insualtion Conference 2020 -
Duration: 22 Jun 20203 Jul 2020
https://ieee-eic.org/

Conference

Conference38th IEEE Electrical Insualtion Conference 2020
Abbreviated titleIEEE EIC 2020
Period22/06/203/07/20
OtherVirtual conference
Internet address

Keywords

  • capacitor
  • dielectrics
  • high voltage
  • simulation

Fingerprint Dive into the research topics of 'A capacitor bank simulation model'. Together they form a unique fingerprint.

  • Projects

    Research Output

    • 3 Paper
    • 1 Conference contribution book

    A high voltage capacitor element model

    Mackinnon, C. J. & Stewart, B. G., 16 Jun 2019. 4 p.

    Research output: Contribution to conferencePaper

    Open Access
    File
  • Regions of electrical stress in high voltage capacitor units

    Mackinnon, C. & Stewart, B. G., 24 Sep 2019. 7 p.

    Research output: Contribution to conferencePaper

    Open Access
    File
  • Thermal profiles of high-voltage capacitor units

    Mackinnon, C. J. & Stewart, B. G., 20 Oct 2019. 4 p.

    Research output: Contribution to conferencePaper

    Open Access
    File
  • Cite this

    Mackinnon, C. J., & Stewart, B. G. (2020). A capacitor bank simulation model. In 2020 IEEE Electrical Insulation Conference (EIC) [9158697] Piscataway, NJ: IEEE. https://doi.org/10.1109/EIC47619.2020.9158697