Haochang Chen

Research output per year

If you made any changes in Pure these will be visible here soon.

Fingerprint

Dive into the research topics where Haochang Chen is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

18 Similar Profiles

Network

Recent external collaboration on country level. Dive into details by clicking on the dots.

1 Finished

David Begg / NSF Studentship | Chen, Haochang
Li, D., McConnell, G. & Chen, H.
EPSRC (Engineering and Physical Sciences Research Council)
1/11/14 → 19/04/20
Project: Research Studentship - Internally Allocated

4 Article
2 Conference contribution book
1 Working paper

Are wave union methods still suitable for 20 nm FPGA-based high-resolution (< 2 ps) time-to-digital converters?
Xie, W., Chen, H. & Li, D. D-U., 8 Sep 2020, Ithaca, New York, 23 p.
Research output: Working paper

Open Access
File
1 Downloads (Pure)
A 192 X 128 time correlated SPAD image sensor in 40nm CMOS technology
Henderson, R. K., Johnston, N., Mattioli Della Rocca, F., Chen, H., Li, D. D-U., Hungerford, G., Hirsch, R., McLoskey, D., Yip, P. & Birch, D. J. S., 31 Jul 2019, In : IEEE Journal of Solid-State Circuits. 54, 7, p. 1907-1916 10 p.
Research output: Contribution to journal › Article

Open Access
File
22 Citations (Scopus)

137 Downloads (Pure)

Design and implementation of high linearity FPGA-TDCs and an integrated large scale TCSPC system for time-resolved applications
Author: Chen, H., 19 Apr 2020
Supervisor: Li, D. (Supervisor) & McConnell, G. (Supervisor)
Student thesis: Doctoral Thesis

David Begg / NSF Studentship | Chen, Haochang

Are wave union methods still suitable for 20 nm FPGA-based high-resolution (< 2 ps) time-to-digital converters?

A 192 X 128 time correlated SPAD image sensor in 40nm CMOS technology

Design and implementation of high linearity FPGA-TDCs and an integrated large scale TCSPC system for time-resolved applications